データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MAS3690CD データシート(PDF) 12 Page - Dynex Semiconductor

部品番号 MAS3690CD
部品情報  1553B Bus Controller/Remote Terminal
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  DYNEX [Dynex Semiconductor]
ホームページ  http://www.dynexsemi.com
Logo DYNEX - Dynex Semiconductor

MAS3690CD データシート(HTML) 12 Page - Dynex Semiconductor

Back Button MAS3690CD Datasheet HTML 8Page - Dynex Semiconductor MAS3690CD Datasheet HTML 9Page - Dynex Semiconductor MAS3690CD Datasheet HTML 10Page - Dynex Semiconductor MAS3690CD Datasheet HTML 11Page - Dynex Semiconductor MAS3690CD Datasheet HTML 12Page - Dynex Semiconductor MAS3690CD Datasheet HTML 13Page - Dynex Semiconductor MAS3690CD Datasheet HTML 14Page - Dynex Semiconductor MAS3690CD Datasheet HTML 15Page - Dynex Semiconductor MAS3690CD Datasheet HTML 16Page - Dynex Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 41 page
background image
MA3690/1/3
12/41
Word Count Low
This bit shall be reset to logic zero by the reception of any
valid command word with the exception of TSW, TLC and
TBW.
This bit shall be set to logic one if fewer valid data words
are received than specified by the preceding command word.
Word Count High
This bit shall be rest to logic zero by the reception of any
valid command word with the exception of TSW, TLC and
TBW.
This bit shall be set to logic one if the received message is
longer than stipulated by the preceeding command word.
Illegal Broadcast
This bit shall be reset to logic zero by the reception of any
valid command word with the exception of TSW, TLC and
TBW.
This bit shall be set to logic one if a valid command word
which by definition requires terminal transmission is received
with the broadcast address.
Bus 0 Shutdown
This bit shall be set to logic one if bus 0 is shutdown.
Bus 1 Shutdown
This bit shall be set to logic one if bus 1 is shutdown.
Terminal Flag Inhibited
This bit shall be set to logic one if the internal terminal flag
inhibit is set.
Transmitter Timeout on Bus 0
This bit shall be set to logic one if a transmitter timeout has
occured on bus 0.
Transmitter Timeout on Bus 1
This bit shall be set to logic one if a transmitter timeout has
occured on bus 1.
Note: RTAD0, RTAD1, RTAD2, RTAD3, RTAD4 define the RT
address RTADPAR odd parity with the address bits
BCSTEN0 - Broadcast enable for BUS0
BCSTEN1 - Broadcast enable for BUS1
Figure 4: Subsystem RT Address Buffer
RTAD0
RTAD1
RTAD2
RTAD3
RTAD4
RTADPAR
BUFFER
B0
B1
B2
B3
B4
B5
BCSTEN0
BCSTEN1
B6
B7
ADEN
EN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com