MB84VB2000 datasheet(13/28 Pages) FUJITSU

13 / 28 page

MB84VB2000-10/MB84VB2001-10

s AC CHARACTERISTICS

•CE Timing

• Read Only Operations Characteristics

Note: Test Conditions–Output Load: 1 TTL gate and 30 pF

Input rise and fall times: 5 ns

Input pulse levels: 0.0 V to 3.0 V

Timing measurement reference level

Input: 1.5 V

Output: 1.5 V

Parameter

Symbols

Description

Test Setup

-10

Unit

JEDEC

Standard

—tCCR

CE Recover Time

—

Min.

Parameter

Symbols

Description

Test

Setup

-10

(Note)

Unit

JEDEC

Standard

Min.

Max.

tAVAV

tRC

Read Cycle Time

—

100

—

tAVQV

tACC

Address to Output Delay

CE = VIL

OE = VIL

—100

tELQV

tCE

Chip Enable to Output Delay

OE = VIL

—100

tGLQV

tOE

Output Enable to Output Delay

—

tEHQZ

tDF

Chip Enable to Output High-Z

—

tGHQZ

tDF

Output Enable to Output High-Z

—

tAXQX

tOH

Output Hold Time from Addresses,

CE or OE, Whichever Occurs First

—0

—

—tREADY

RESET Pin Low to Read Mode

—

µs

—

tELFL

tELFH

CE or BYTE Switching Low or High

—

MB84VB2000 データシート(PDF) 13 Page - fujitsu semiconductor

MB84VB2000 データシート(HTML) 13 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

データシートダウンロード