データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

ADS8341 データシート(PDF) 3 Page - Texas Instruments

部品番号 ADS8341
部品情報  16-Bit, 4-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

ADS8341 データシート(HTML) 3 Page - Texas Instruments

  ADS8341_14 Datasheet HTML 1Page - Texas Instruments ADS8341_14 Datasheet HTML 2Page - Texas Instruments ADS8341_14 Datasheet HTML 3Page - Texas Instruments ADS8341_14 Datasheet HTML 4Page - Texas Instruments ADS8341_14 Datasheet HTML 5Page - Texas Instruments ADS8341_14 Datasheet HTML 6Page - Texas Instruments ADS8341_14 Datasheet HTML 7Page - Texas Instruments ADS8341_14 Datasheet HTML 8Page - Texas Instruments ADS8341_14 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 25 page
background image
ADS8341
3
SBAS136D
ELECTRICAL CHARACTERISTICS: +5V
At TA = –40°C to +85°C, +VCC = +5V, VREF = +5V, fSAMPLE = 100kHz, and fCLK = 24 • fSAMPLE = 2.4MHz, unless otherwise noted.
ADS8341E, P
ADS8341EB, PB
✻ Same specifications as ADS8341E.
NOTES: (1) LSB means Least Significant Bit. With VREF equal to +5.0V, one LSB is 76µV. (2) First five harmonics of the test frequency. (3) Auto power-down mode
(PD1 = PD0 = 0) active or SHDN = GND.
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
RESOLUTION
16
✻
BITS
ANALOG INPUT
Full-Scale Input Span
Positive Input - Negative Input
0
VREF
✻✻
V
Absolute Input Range
Positive Input
–0.2
+VCC +0.2
✻✻
V
Negative Input
–0.2
+1.25
✻✻
V
Capacitance
25
✻
pF
Leakage Current
±1
✻
µA
SYSTEM PERFORMANCE
No Missing Codes
14
15
Bits
Integral Linearity Error
±8
±6LSB
Offset Error
±2
±1mV
Offset Error Match
1.2
4.0
✻✻
LSB(1)
Gain Error
±0.05
±0.024
%
Gain Error Match
1.0
4.0
✻✻
LSB
Noise
20
✻
µVrms
Power-Supply Rejection
+4.75V < VCC < 5.25V
3
✻
LSB(1)
SAMPLING DYNAMICS
Conversion Time
16
✻
Clk Cycles
Acquisition Time
4.5
✻
Clk Cycles
Throughput Rate
100
✻
kHz
Multiplexer Settling Time
500
✻
ns
Aperture Delay
30
✻
ns
Aperture Jitter
100
✻
ps
Internal Clock Frequency
SHDN = VDD
2.4
✻
MHz
External Clock Frequency
0.024
2.4
✻✻
MHz
Data Transfer Only
0
2.4
✻✻
MHz
DYNAMIC CHARACTERISTICS
Total Harmonic Distortion(2)
VIN = 5Vp-p at 10kHz
–90
✻
dB
Signal-to-(Noise + Distortion)
VIN = 5Vp-p at 10kHz
86
✻
dB
Spurious-Free Dynamic Range
VIN = 5Vp-p at 10kHz
92
✻
dB
Channel-to-Channel Isolation
VIN = 5Vp-p at 50kHz
100
✻
dB
REFERENCE INPUT
Range
0.5
+VCC
✻✻
V
Resistance
DCLK Static
5
✻
G
Ω
Input Current
40
100
✻✻
µA
fSAMPLE = 12.5kHz
2.5
✻
µA
DCLK Static
0.001
3
✻✻
µA
DIGITAL INPUT/OUTPUT
Logic Family
CMOS
✻
Logic Levels
VIH
| IIH | ≤ +5µA
3.0
5.5
✻✻
V
VIL
| IIL | ≤ +5µA
–0.3
+0.8
✻✻
V
VOH
IOH = –250µA
3.5
✻
V
VOL
IOL = 250µA
0.4
✻
V
Data Format
Straight Binary
✻
POWER SUPPLY REQUIREMENTS
+VCC
Specified Performance
4.75
5.25
✻✻
V
Quiescent Current
1.5
2.0
✻
mA
fSAMPLE = 12.5kHz
300
✻
µA
Power-Down Mode(3), CS = +VCC
3
✻
µA
Power Dissipation
7.5
10
✻
mW
TEMPERATURE RANGE
Specified Performance
–40
+85
✻✻
°C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com