データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

H1A424M167 データシート(PDF) 8 Page - Hynix Semiconductor

部品番号 H1A424M167
部品情報  Image Signal Processor for Hyundai CMOS Image Sensor
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  HYNIX [Hynix Semiconductor]
ホームページ  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H1A424M167 データシート(HTML) 8 Page - Hynix Semiconductor

Back Button H1A424M167 Datasheet HTML 4Page - Hynix Semiconductor H1A424M167 Datasheet HTML 5Page - Hynix Semiconductor H1A424M167 Datasheet HTML 6Page - Hynix Semiconductor H1A424M167 Datasheet HTML 7Page - Hynix Semiconductor H1A424M167 Datasheet HTML 8Page - Hynix Semiconductor H1A424M167 Datasheet HTML 9Page - Hynix Semiconductor H1A424M167 Datasheet HTML 10Page - Hynix Semiconductor H1A424M167 Datasheet HTML 11Page - Hynix Semiconductor H1A424M167 Datasheet HTML 12Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 47 page
background image
Hyundai Electronics Industries Co., Ltd.
H1A424M167
1999 October 11
Page
8
31
AD[7]
B
Address/Data Bus for MCU interface
32
ALE
I
Address Latch Enable
33
IODONE
O
CIS/ISP Read/Write Done
34
UV[7]
O
Video Data Output for CrCb
35
UV[6]
O
Video Data Output for CrCb
36
UV[5]
O
Video Data Output for CrCb
37
UV[4]
O
Video Data Output for CrCb
38
VDD
P
Power Pin, 3.3V
39
RESETB
I
ISP Reset, Active Low
40
VSS
G
Ground Pin
41
UV[3]
O
Video Data Output for CrCb
42
UV[2]
O
Video Data Output for CrCb
43
UV[1]
O
Video Data Output for CrCb
44
UV[0]
O
Video Data Output for CrCb
45
VDD
P
Power Pin, 3.3V
46
VCLK
O
Pixel Clock for Video Output
47
VSS
G
Ground Pin
48
Y[7]
O
Video Data Output for Y
49
Y[6]
O
Video Data Output for Y
50
Y[5]
O
Video Data Output for Y
51
Y[4]
O
Video Data Output for Y
52
VDD
P
Power Pin, 3.3V
53
VSS
G
Ground Pin
54
Y[3]
O
Video Data Output for Y
55
Y[2]
O
Video Data Output for Y
56
Y[1]
O
Video Data Output for Y
57
Y[0]
O
Video Data Output for Y
58
HSISP
O
Horizontal SYNC Signal for Video Data Output
59
VSISP
O
Vertical SYNC Signal for Video Data Output
60
VDD
P
Power Pin, 3.3V
61
SCLK/IOR
I
Serial Bus Clock for programming ISP, Can be
used as IOR when MCU interface configuration
62
VSS
G
Ground Pin
63
SDATA/IOW
B
Serial Bus Data for programming ISP, Can be
used as IOW when MCU interface configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com