IDT7133LA55JI datasheet(8/16 Pages) IDT

部品番号	IDT7133LA55JI

部品情報	HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS

PDF	16 Pages

Scroll/Zoom	100%

メーカー	IDT [Integrated Device Technology]

ホームページ	http://www.idt.com

Logo

8 / 16 page

6.42

IDT7133SA/LA, IDT7143SA/LA

High-Speed 2K x 16 Dual-Port RAM

Military, Industrial and Commercial Temperature Ranges

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(5)

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(5)

NOTES:

Timing depends on which signal is asserted last,

OE or CE.

Timing depends on which signal is deasserted first,

OE or CE.

tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations,

BUSY has no

relationship to valid output data.

Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.

R/W = VIH, and the address is valid prior to or coincidental with

CE transition LOW.

2746 drw 07

tAA

tOH

DATAOUT

ADDRESS

tRC

DATA VALID

PREVIOUS DATA VALID

BUSYOUT

tBDD

(3,4)

2746 drw 08

tAOE

tLZ

tHZ

DATAOUT

tACE

VALID DATA

CURRENT

ICC

ISB

tPU

50%

tLZ

tPD

50%

tHZ

(1)

(4)

(1)

(4)

(2)

IDT7133LA55JI データシート(PDF) 8 Page - Integrated Device Technology

IDT7133LA55JI データシート(HTML) 8 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

データシートダウンロード