データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADE7569 データシート(PDF) 48 Page - Analog Devices

部品番号 ADE7569
部品情報  Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADE7569 データシート(HTML) 48 Page - Analog Devices

Back Button ADE7569_15 Datasheet HTML 44Page - Analog Devices ADE7569_15 Datasheet HTML 45Page - Analog Devices ADE7569_15 Datasheet HTML 46Page - Analog Devices ADE7569_15 Datasheet HTML 47Page - Analog Devices ADE7569_15 Datasheet HTML 48Page - Analog Devices ADE7569_15 Datasheet HTML 49Page - Analog Devices ADE7569_15 Datasheet HTML 50Page - Analog Devices ADE7569_15 Datasheet HTML 51Page - Analog Devices ADE7569_15 Datasheet HTML 52Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 152 page
background image
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
Rev. B | Page 48 of
152
Table 41. Interrupt Status 2 SFR (MIRQSTM, Address 0xDD)
Bit
Interrupt Flag
Description
7
CF2
Logic 1 indicates that a pulse on CF2 has been issued. The flag is set even if the CF2 pulse output is not
enabled by clearing Bit 2 of the MODE1 register.
6
CF1
Logic 1 indicates that a pulse on CF1 has been issued. The flag is set even if the CF1 pulse output is not
enabled by clearing Bit 1 of the MODE1 register.
5
VAEOF
Logic 1 indicates that the VAHR register has overflowed.
4
REOF1
Logic 1 indicates that the VARHR register has overflowed.
3
AEOF
Logic 1 indicates that the WATTHR register has overflowed.
2
VAEHF
Logic 1 indicates that the VAHR register is half full.
1
REHF1
Logic 1 indicates that the VARHR register is half full.
0
AEHF
Logic 1 indicates that the WATTHR register is half full.
1 This function is not available in the ADE7116, ADE7156, ADE7166, or ADE7566.
Table 42. Interrupt Status 3 SFR (MIRQSTH, Address 0xDE)
Bit
Interrupt Flag
Description
7
RESET
Indicates the end of a reset (for both software and hardware reset).
6
Reserved
Reserved.
5
WFSM
Logic 1 indicates that new data is present in the waveform registers (Address 0xE2 to Address 0xE7).
4
PKI
Logic 1 indicates that the current channel has exceeded the IPKLVL value.
3
PKV
Logic 1 indicates that the voltage channel has exceeded the VPKLVL value.
2
CYCEND
Logic 1 indicates the end of the energy accumulation over an integer number of half-line cycles.
1
ZXTO
Logic 1 indicates that no zero crossing on the line voltage happened for the last ZXTOUT half-line cycles.
0
ZX
Logic 1 indicates detection of a zero crossing in the voltage channel.
Table 43. Interrupt Enable 1 SFR (MIRQENL, Address 0xD9)
Bit
Interrupt Enable Bit
Description
[7:6]
Reserved
Reserved.
5
FAULTSIGN1
When this bit is set to Logic 1, the FAULTSIGN bit set creates a pending ADE interrupt to the 8052 core.
4
VARSIGN2
When this bit is set to Logic 1, the VARSIGN flag set creates a pending ADE interrupt to the 8052 core.
3
APSIGN
When this bit is set to Logic 1, the APSIGN flag set creates a pending ADE interrupt to the 8052 core.
2
VANOLOAD
When this bit is set to Logic 1, the VANOLOAD flag set creates a pending ADE interrupt to the 8052 core.
1
RNOLOAD2
When this bit is set to Logic 1, the RNOLOAD flag set creates a pending ADE interrupt to the 8052 core.
0
APNOLOAD
When this bit is set to Logic 1, the APNOLOAD flag set creates a pending ADE interrupt to the 8052 core.
1 This function is not available in the ADE7566 or ADE7569.
2 This function is not available in the ADE7116, ADE7156, ADE7166, or ADE7566.
Table 44. Interrupt Enable 2 SFR (MIRQENM, Address 0xDA)
Bit
Interrupt Enable Bit
Description
7
CF2
When this bit is set to Logic 1, a CF2 pulse creates a pending ADE interrupt to the 8052 core.
6
CF1
When this bit is set to Logic 1, a CF1 pulse creates a pending ADE interrupt to the 8052 core.
5
VAEOF
When this bit is set to Logic 1, the VAEOF flag set creates a pending ADE interrupt to the 8052 core.
4
REOF1
When this bit is set to Logic 1, the REOF flag set creates a pending ADE interrupt to the 8052 core.
3
AEOF
When this bit is set to Logic 1, the AEOF flag set creates a pending ADE interrupt to the 8052 core.
2
VAEHF
When this bit is set to Logic 1, the VAEHF flag set creates a pending ADE interrupt to the 8052 core.
1
REHF1
When this bit is set to Logic 1, the REHF flag set creates a pending ADE interrupt to the 8052 core.
0
AEHF
When this bit is set to Logic 1, the AEHF flag set creates a pending ADE interrupt to the 8052 core.
1 This function is not available in the ADE7116, ADE7156, ADE7166, or ADE7566.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com