ADE7569_15 datasheet(66/152 Pages) AD

66 / 152 page

ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569

Rev. B | Page 66 of

152

POS

INTERRUPT STATUS REGISTERS

NEG

APSIGN FLAG

NO-LOAD

THRESHOLD

ACTIVE POWER

NO-LOAD

THRESHOLD

ACTIVE ENERGY

APNOLOAD

Figure 69. Energy Accumulation in Absolute Accumulation Mode

Active Energy Pulse Output

All of the ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/

ADE7569 circuitry has a pulse output whose frequency is

proportional to active power (see the Active Power Calculation

section). This pulse frequency output uses the calibrated signal

from the WGAIN register (Address 0x1D) output, and its

behavior is consistent with the setting of the active energy

accumulation mode in the ACCMODE register (Address 0x0F).

The pulse output is active low and should preferably be

connected to an LED, as shown in Figure 80.

Line Cycle Active Energy Accumulation Mode

In line cycle active energy accumulation mode, the energy accumu-

lation of the ADE7116/ADE7156/ADE7166/ADE7169/

ADE7566/ADE7569 can be synchronized to the voltage channel

zero crossing so that active energy can be accumulated over an

integral number of half-line cycles. The advantage of summing

the active energy over an integer number of line cycles is that the

sinusoidal component in the active energy is reduced to 0. This

eliminates any ripple in the energy calculation. Energy is

calculated more accurately and more quickly because the

integration period can be shortened. By using this mode, the

energy calibration can be greatly simplified, and the time

required to calibrate the meter can be significantly reduced.

In the line cycle active energy accumulation mode, the ADE7116/

ADE7156/ADE7166/ADE7169/ADE7566/ADE7569

accumulate the active power signal in the LWATTHR register

(Address 0x03) for an integral number of line cycles, as shown in

Figure 70. The number of half-line cycles is specified in the

LINCYC register.

The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/

ADE7569 can accumulate active power for up to 65,535 half-

line cycles. Because the active power is integrated on an integral

number of line cycles, the CYCEND flag (Bit 2) in the Interrupt

Status 3 SFR (MIRQSTH, Address 0xDE) is set at the end of an

active energy accumulation line cycle. If the CYCEND enable

bit (Bit 2) in the Interrupt Enable 3 SFR (MIRQENH, Address

0xDB) is set, the 8052 core has a pending ADE interrupt. The

ADE interrupt stays active until the CYCEND status bit is

cleared (see the Energy Measurement Interrupts section).

Another calibration cycle starts as soon as the CYCEND flag is

set. If the LWATTHR register (Address 0x03) is not read before a

new CYCEND flag is set, the LWATTHR register is overwritten

by a new value.

WDIV[7:0]

WATTOS[15:0]

WGAIN[11:0]

LPF1

LWATTHR[23:0]

ACTIVE ENERGY

IS ACCUMULATED IN

THE INTERNAL REGISTER,

AND THE LWATTHR

AT THE END OF THE LINCYC

HALF-LINE CYCLES

OUTPUT

FROM

LPF2

FROM VOLTAGE

CHANNEL

ADC

LINCYC[15:0]

ZERO-CROSSING

DETECTION

CALIBRATION

CONTROL

DIGITAL-TO-FREQUENCY

CONVERTER

Figure 70. Line Cycle Active Energy Accumulation

ADE7569 データシート(PDF) 66 Page - Analog Devices

ADE7569 データシート(HTML) 66 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード