データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

ADE7569 データシート(PDF) 103 Page - Analog Devices

部品番号 ADE7569
部品情報  Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADE7569 データシート(HTML) 103 Page - Analog Devices

Back Button ADE7569_15 Datasheet HTML 99Page - Analog Devices ADE7569_15 Datasheet HTML 100Page - Analog Devices ADE7569_15 Datasheet HTML 101Page - Analog Devices ADE7569_15 Datasheet HTML 102Page - Analog Devices ADE7569_15 Datasheet HTML 103Page - Analog Devices ADE7569_15 Datasheet HTML 104Page - Analog Devices ADE7569_15 Datasheet HTML 105Page - Analog Devices ADE7569_15 Datasheet HTML 106Page - Analog Devices ADE7569_15 Datasheet HTML 107Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 152 page
background image
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
Rev. B | Page 103 of 1
52
Table 95. LCD Segment Enable SFR (LCDSEGE, Address 0x97)
Bit
Mnemonic
Default
Description
7
FP25EN
0
FP25 function select bit. 0 = general-purpose I/O, 1 = LCD function.
6
FP24EN
0
FP24 function select bit. 0 = general-purpose I/O, 1 = LCD function.
5
FP23EN
0
FP23 function select bit. 0 = general-purpose I/O, 1 = LCD function.
4
FP22EN
0
FP22 function select bit. 0 = general-purpose I/O, 1 = LCD function.
3
FP21EN
0
FP21 function select bit. 0 = general-purpose I/O, 1 = LCD function.
2
FP20EN
0
FP20 function select bit. 0 = general-purpose I/O, 1 = LCD function.
[1:0]
Reserved
0
These bits must be kept at 0 for proper operation.
Table 96. LCD Pointer SFR (LCDPTR, Address 0xAC)
Bit
Mnemonic
Default
Description
7
R/W
0
Read or write LCD bit. If this bit is set to 1, the data in LCD data SFR (LCDDAT, Address 0xAE) is
written to the address indicated by the ADDRESS bits (LCDPTR, Address 0xAC).
6
Reserved
0
Reserved.
[5:0]
ADDRESS
0
LCD memory address (see Table 99).
Table 97. LCD Data SFR (LCDDAT, Address 0xAE)
Bit
Mnemonic
Default
Description
[7:0]
LCDDATA
0
Data to be written into or read out of the LCD memory SFRs.
Table 98. LCD Segment Enable 2 SFR (LCDSEGE2, Address 0xED)
Bit
Mnemonic
Default
Description
[7:4]
Reserved
0
Reserved.
3
FP19EN
0
FP19 function select bit. 0 = general-purpose I/O, 1 = LCD function.
2
FP18EN
0
FP18 function select bit. 0 = general-purpose I/O, 1 = LCD function.
1
FP17EN
0
FP17 function select bit. 0 = general-purpose I/O, 1 = LCD function.
0
FP16EN
0
FP16 function select bit. 0 = general-purpose I/O, 1 = LCD function.
LCD SETUP
The LCD configuration SFR (LCDCON, Address 0x95)
configures the LCD module to drive the type of LCD in the user
end system. The BIAS bit (Bit 2) and the LMUX bits in this SFR
should be set according to the LCD specifications.
The COM2/FP28 and COM3/FP27 pins default to LCD segment
lines. Selecting the 3× multiplex level in the LCD configuration
SFR (LCDCON, Address 0x95) by setting LMUX[1:0] to 10
changes the FP28 pin functionality to COM2. The 4× multiplex
level selection, LMUX[1:0] = 11, changes the FP28 pin
functionality to COM2 and the FP27 pin functionality to
COM3.
The LCD segments of FP0 to FP15 and FP26 are enabled by
default. Additional pins are selected for LCD functionality in
the LCD segment enable SFR (LCDSEGE, Address 0x97) and
LCD Segment Enable 2 SFR (LCDSEGE2, Address 0xED) where
there are individual enable bits for the FP16 to FP25 segment
pins. The LCD pins do not have to be enabled sequentially. For
example, if the alternate function of FP23, the Timer 2 input, is
required, any of the other shared pins, FP16 to FP25, can be
enabled instead.
The Display Element Control section contains details about
setting up the LCD data memory to turn individual LCD
segments on and off. Setting the LCDRST bit (Bit 6) in the LCD
Configuration SFR (LCDCON, Address 0x95) resets the LCD
data memory to its default (0). A power-on reset also clears the
LCD data memory.
LCD TIMING AND WAVEFORMS
An LCD segment acts like a capacitor that is charged and
discharged at a certain rate. This rate, the refresh rate, determines
the visual characteristics of the LCD. A slow refresh rate results
in the LCD blinking on and off between refreshes. A fast refresh
rate presents a screen that appears to be continuously lit. In
addition, a faster refresh rate consumes more power.
The frame rate, or refresh rate, for the LCD module is derived
from the LCD clock, fLCDCLK. The LCD clock is selected as 2048 Hz
or 128 Hz by the CLKSEL bit (Bit 3) in the LCD Configuration
SFR (LCDCON, Address 0x95). The minimum refresh rate
needed for the LCD to appear solid (without blinking) is
independent of the multiplex level.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com