データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RM0312 データシート(PDF) 168 Page - STMicroelectronics

部品番号 RM0312
部品情報  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 データシート(HTML) 168 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 164Page - STMicroelectronics RM0312 Datasheet HTML 165Page - STMicroelectronics RM0312 Datasheet HTML 166Page - STMicroelectronics RM0312 Datasheet HTML 167Page - STMicroelectronics RM0312 Datasheet HTML 168Page - STMicroelectronics RM0312 Datasheet HTML 169Page - STMicroelectronics RM0312 Datasheet HTML 170Page - STMicroelectronics RM0312 Datasheet HTML 171Page - STMicroelectronics RM0312 Datasheet HTML 172Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 275 page
background image
8-bit basic timer (TIM4)
RM0312
168/275
DocID022352 Rev 3
18.5.4
Interrupt enable register (TIM4_IER)
Address offset: 0x03
Reset value: 0x00
18.5.5
Status register 1 (TIM4_SR1)
Address offset: 0x04
Reset value: 0x00
7
654
3210
Reserved
TIE
Reserved
UIE
rw
rw
Bit 7 Reserved
Bit 6 TIE: Trigger interrupt enable
0: Trigger interrupt disabled
1: Trigger interrupt enabled
Bits 5:1 Reserved
Bit 0 UIE: Update Interrupt Enable
0: Update Interrupt disabled
1: Update Interrupt enabled
7
654
3210
Reserved
TIF
Reserved
UIF
rc_w0
rc_w0
Bit 7 Reserved
Bit 6 TIF: Trigger interrupt flag
This flag is set by hardware on trigger event (active edge detected on TRGI signal, both edges in
case gated mode is selected). It is cleared by software.
0: No trigger event occurred.
1: Trigger interrupt pending.
Bits 5:1 Reserved
Bit 0 UIF: Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
0: No update occurred.
1: Update interrupt pending. This bit is set by hardware when the registers are updated:
at overflow if UDIS=0 in the TIM4_CR1 register.
when CNT is re-initialized by software using the UG bit in the TIM4_EGR register, if URS=0
and UDIS=0 in the TIM4_CR1 register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com