データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

USB3370 データシート(PDF) 20 Page - Microchip Technology

部品番号 USB3370
部品情報  Enhanced Single Supply Hi-Speed USB ULPI Transceiver
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

USB3370 データシート(HTML) 20 Page - Microchip Technology

Back Button USB3370 Datasheet HTML 16Page - Microchip Technology USB3370 Datasheet HTML 17Page - Microchip Technology USB3370 Datasheet HTML 18Page - Microchip Technology USB3370 Datasheet HTML 19Page - Microchip Technology USB3370 Datasheet HTML 20Page - Microchip Technology USB3370 Datasheet HTML 21Page - Microchip Technology USB3370 Datasheet HTML 22Page - Microchip Technology USB3370 Datasheet HTML 23Page - Microchip Technology USB3370 Datasheet HTML 24Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 75 page
background image
USB3370
DS00001915B-page 20
 2012 - 2015 Microchip Technology Inc.
5.5.1.1
ULPI Clock Input Mode (60MHz REFCLK Mode)
When using ULPI Clock Input Mode, the Link must supply the 60MHz ULPI clock to the USB3370. In this mode the
60MHz ULPI Clock is connected to the REFCLK pin, and the CLKOUT pin is tied high to VDDIO.
After the PLL has locked to the correct frequency, the USB3370 will de-assert DIR and the Link can begin using the
ULPI interface. The USB3370 is ensured to start the clock within the time specified in Table 4-2. For Host applications,
the ULPI AutoResume bit should be enabled. This is described in Section 6.4.1.4.
For the USB3370, the REF pins should be tied to ground.
5.5.1.2
ULPI Clock Output Mode
When using ULPI Clock Output Mode, the USB3370 generates the 60MHz ULPI clock used by the Link. In this mode,
the REFCLK pin must be driven with the model-specific frequency, and the CLKOUT pin sources the 60MHz ULPI clock
to the Link. When using ULPI Clock Output Mode, the system must not drive the CLKOUT pin following POR or hard-
ware reset with a voltage that exceeds the value of VIH_ED provided in Table 4-3. An example of ULPI Clock Output
Mode is shown in Figure 8-1
After the PLL has locked to the correct frequency, the USB3370 generates the 60MHz ULPI clock on the CLKOUT pin,
and de-asserts DIR to indicate that the PLL is locked. The USB3370 is ensured to start the clock within the time specified
in Table 4-2, and it will be accurate to within ±500ppm. For Host applications the ULPI AutoResume bit should be
enabled. This is described in Section 6.4.1.4.
When using ULPI Clock Output Mode, the edges of the reference clock do not need to be aligned in any way to the ULPI
interface signals. There is no need to align the phase of the REFCLK and the CLKOUT.
FIGURE 5-2:
CONFIGURING THE USB3370 FOR ULPI CLOCK INPUT MODE (60 MHZ)
CLKOUT
REFCLK
PHY
Clock
Source
To PLL
Link
ULPI Clk Out
Reference Clk In
VDD18/
VDDIO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com