STCOM05 datasheet(18/58 Pages) STMICROELECTRONICS

18 / 58 page

Description

STCOM

18/58

DocID028515 Rev 1

1.3.10

CRC (cyclic redundancy check) calculation unit

The cyclic redundancy check (CRC) is a widely used method for detecting errors. The CRC

calculation unit is used to get a CRC code in a flexible way using a configurable polynomial.

Output data size can be selected between 8, 16, 24 or 32 bits.

Input data size can be configured between 1, 8, 16, 24 or 32 bits with selectable bit and byte

endianness.

The CRC unit allows the specification of the initial value (all zero, all one, or a generic value)

and the possibility to select an automatic XOR with all one when reading the data output.

1.3.11

Communication interfaces

Inter-integrated circuit interface (I2C)

The STCOM embeds 3 I2C bus interfaces that can operate in multimaster and slave modes.

They can support the Standard and Fast modes. They support the 7/10-bit addressing mode

and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is

embedded.

The I2C peripherals can be served by DMA and support SMBus 2.0/PMBus™ operations.

Universal synchronous/asynchronous receiver transmitters (USART)

The STCOM embeds 5 universal synchronous/asynchronous receiver transmitters.

These five interfaces provide asynchronous communication, IrDA® SIR ENDEC support,

a multiprocessor communication mode, single-wire half-duplex communication mode and

have an LIN Master/Slave capability.

The peripherals also provide hardware management of the CTS and RTS signals,

a Smartcard mode (ISO 7816 compliant) and a SPI-like communication capability. All

interfaces can be served by the DMA controller.

Serial peripheral interface (SPI)

The STCOM embeds 5 SPIs in slave and master modes in full-duplex and simplex

communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame

is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic

SD Card™/MMC™ modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in a TI™ mode for communications in

master mode and slave mode.

Controller area network (CAN)

The STCOM embeds 2 CAN modules able to perform communication according to the CAN

protocol version 2.0 part A and B. The bitrate can be programmed to values up to

1 MBit/s. For communication on a CAN network, individual message objects are configured.

Each message object has its own identifier mask. The message objects and identifier masks

are stored in the 256 byte size message RAM with a programmable FIFO mode. All

functions concerning the handling of messages are implemented in the message handler.

Those functions are the acceptance filtering, the transfer of messages between the CAN

core and the message RAM, and the handling of transmission requests as well as the

generation of the module interrupt.

STCOM05 データシート(PDF) 18 Page - STMicroelectronics

STCOM05 データシート(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

データシートダウンロード