| データシートサーチシステム |
|
LED2472G データシート(PDF) 15 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LED2472G データシート(HTML) 15 Page - STMicroelectronics |
|
15 / 39 page ![]() DocID024620 Rev 3 15/39 LED2472G Timing 6 Timing Figure 4. Timing for clock, serial-in, serial-out, latch enable and outputs Correct sampling of the data depends on the stability of the data at SDI on the rising edge of the clock signal and it is assured by a proper data setup and hold time (tSU(D) and th(D)), as shown in Figure 4. The same figure shows the propagation delay from CLK to SDO (tPLH/tPHL). Figure 4 describes also the minimum duration of CLK and LE pulses (tW(CLK) and tW(L), respectively) and the propagation delay from LE to OUTn (tPLH1/tPHL1 and tPLH2/tPHL2, respectively). Finally, Figure 5 also defines the turn-on and turn-off time (tof and tor) of the output voltage. Figure 5. OE and Outputs timing AM13690V1 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |