データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TLV2553 データシート(PDF) 29 Page - Texas Instruments

部品番号 TLV2553
部品情報  11-Channel, Low-Power, Serial ADC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

TLV2553 データシート(HTML) 29 Page - Texas Instruments

Back Button TLV2553_15 Datasheet HTML 25Page - Texas Instruments TLV2553_15 Datasheet HTML 26Page - Texas Instruments TLV2553_15 Datasheet HTML 27Page - Texas Instruments TLV2553_15 Datasheet HTML 28Page - Texas Instruments TLV2553_15 Datasheet HTML 29Page - Texas Instruments TLV2553_15 Datasheet HTML 30Page - Texas Instruments TLV2553_15 Datasheet HTML 31Page - Texas Instruments TLV2553_15 Datasheet HTML 32Page - Texas Instruments TLV2553_15 Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 36 page
background image
TLV2553
www.ti.com
SLAS354C – SEPTEMBER 2001 – REVISED SEPTEMBER 2015
10 Power Supply Recommendations
The TLV2553 is designed to operate from a single power supply voltage from 2.7 V ti 5.5 V. The ADC supply
voltage must be well-regulated. A 1-
μF ceramic decoupling capacitor is required and must be placed as close as
possible to the device to minimize inductance along the load current path.
Many modern microcontrollers have interfaces that support only up to 3.3-V logic levels, which is incompatible
with the TLV2553 when the device is operated on a 5-V power supply. In such cases, 5-V to 3.3-V digital level
translators may be used to facilitate communication between the TLV2553 and the microcontroller host.
11 Layout
11.1 Layout Guidelines
All decoupling capacitors must be located as close as possible to the loads they are supplying.
TI recommends large copper fill areas or thick traces wherever possible to provide low inductance current
paths between decoupling capacitors and their loads
Ensure that there are no vias or discontinuities in the forward or return current paths that can cause the
current loop area and therefore the loop inductance to increase.
For high-frequency current paths routed across PCB layers, multiple vias can be placed close together (but
not obstructing the current path) to lower inductance.
Copyright © 2001–2015, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Links: TLV2553



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com