データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD6676EBZ データシート(PDF) 58 Page - Analog Devices

部品番号 AD6676EBZ
部品情報  Wideband IF Receiver Subsystem
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD6676EBZ データシート(HTML) 58 Page - Analog Devices

Back Button AD6676EBZ Datasheet HTML 54Page - Analog Devices AD6676EBZ Datasheet HTML 55Page - Analog Devices AD6676EBZ Datasheet HTML 56Page - Analog Devices AD6676EBZ Datasheet HTML 57Page - Analog Devices AD6676EBZ Datasheet HTML 58Page - Analog Devices AD6676EBZ Datasheet HTML 59Page - Analog Devices AD6676EBZ Datasheet HTML 60Page - Analog Devices AD6676EBZ Datasheet HTML 61Page - Analog Devices AD6676EBZ Datasheet HTML 62Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 90 page
background image
AD6676
Data Sheet
Rev. A | Page 58 of 90
All critical passive components, such as dc blocking and
power supply decoupling capacitors, are 0201 size and placed
on top side of the PCB. Two 0201 decoupling capacitors
(0.001 µF and 0.1 µF) are placed adjacent to supply pins
with the lower value placed closer to the AD6676.
The analog 1.1 V supply pins of the AD6676 share a common
1.1 V supply domain and are tied together below the device.
VSS2OUT (Pin G7) must be connected to VSS2IN (Pin F6)
on the top side layer of the PCB.
The alternative layout shown in Figure 141 uses 0.2 mm
through-hole vias just outside of the AD6676 package for
all supply and ground domains with all of the 1.1 V analog
supply domains (VDD1, VDDL, VDDC, and VDDQ)
connected to each other providing a low impedance path to
the critical inner VDD1 and VDDL balls. This alternative
layout also avoids any narrow signal traces to inner row balls
(with exception of CSB) by using a 3-wire SPI interface (with
the SDIO, RESETB, AGC4, and AGC3 balls left open).
Note that the thin inner trace for CSB (positioned between
the SCLK and SYNCINB− balls) could have been avoided
by running a wider straight trace instead of connecting the
CSB and SYNCINB− balls because, by default, the SYNCINB
input is configured for a CMOS input with only SYNCINB+
used for signaling (and SYNCINB− ignored).
Figure 140. AD6676EBZ PCB Top Side Layout Example
Figure 141. Alternative PCB Top Side Layout Example That Avoids a Through
Hole Via under the Device
Additional information specifically pertaining to the WLCSP
package considerations is contained in the AN-617 Application
Note. This application note covers PCB design guidelines,
assembly, reliability, and rework in detail.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com