データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CD54HC190 データシート(PDF) 13 Page - Texas Instruments

部品番号 CD54HC190
部品情報  SYNCHORONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

CD54HC190 データシート(HTML) 13 Page - Texas Instruments

Back Button CD54HC190_15 Datasheet HTML 9Page - Texas Instruments CD54HC190_15 Datasheet HTML 10Page - Texas Instruments CD54HC190_15 Datasheet HTML 11Page - Texas Instruments CD54HC190_15 Datasheet HTML 12Page - Texas Instruments CD54HC190_15 Datasheet HTML 13Page - Texas Instruments CD54HC190_15 Datasheet HTML 14Page - Texas Instruments CD54HC190_15 Datasheet HTML 15Page - Texas Instruments CD54HC190_15 Datasheet HTML 16Page - Texas Instruments CD54HC190_15 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 31 page
background image
CD54HC190, CD74HC190
CD54HC191, CD74HC191, CD54HCT191, CD74HCT191
SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
’HC190, ’HC191 timing requirements over recommended operating free-air temperature range
(unless otherwise noted) (see Figure 4)
VCC
TA = 25°C
TA = −55°C
TO 125
°C
TA = −40°C
TO 85
°C
UNIT
VCC
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
2 V
6
4
5
fclock
Clock frequency†
4.5 V
30
20
25
MHz
fclock
Clock frequency†
6 V
35
23
29
MHz
2 V
80
120
100
LOAD low
4.5 V
16
24
20
tw
Pulse duration
LOAD low
6 V
14
20
17
ns
tw
Pulse duration
2 V
100
150
125
ns
CLK high or low
4.5 V
20
30
25
CLK high or low
6 V
17
26
21
2 V
60
90
75
Data before LOAD
4.5 V
12
18
15
Data before LOAD
6 V
10
15
13
2 V
60
90
75
tsu
Setup time
CTEN before CLK
4.5 V
12
18
15
ns
tsu
Setup time
CTEN before CLK
6 V
10
15
13
ns
2 V
90
135
115
D/U before CLK
4.5 V
18
27
23
D/U before CLK
6 V
15
23
20
2 V
2
2
2
Data before LOAD
4.5 V
2
2
2
Data before LOAD
6 V
2
2
2
2 V
2
2
2
th
Hold time
CTEN before CLK
4.5 V
2
2
2
ns
th
Hold time
CTEN before CLK
6 V
2
2
2
ns
2 V
0
0
0
D/U before CLK
4.5 V
0
0
0
D/U before CLK
6 V
0
0
0
2 V
60
90
75
trec
Recovery time
LOAD inactive before CLK
4.5 V
12
18
15
ns
trec
Recovery time
LOAD inactive before CLK
6 V
10
15
13
ns
† Applies to noncascaded operation only. With cascaded counters, clock-to-terminal count propagation delays, CTEN-to-clock setup times, and
CTEN-to-clock hold times determine maximum clock frequency. For example, with these HC devices:
fmax(CLK)
+
1
CLK-to-MAX MIN propagation delay
) CTEN-to-CLK setup time ) CTEN-to-CLK hold time
+
1
42
) 12 ) 2 [
18 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com