データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MSP3410D データシート(PDF) 16 Page - Micronas

部品番号 MSP3410D
部品情報  Multistandard Sound Processors
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICRONAS [Micronas]
ホームページ  http://www.micronas.com
Logo MICRONAS - Micronas

MSP3410D データシート(HTML) 16 Page - Micronas

Back Button MSP3410D Datasheet HTML 12Page - Micronas MSP3410D Datasheet HTML 13Page - Micronas MSP3410D Datasheet HTML 14Page - Micronas MSP3410D Datasheet HTML 15Page - Micronas MSP3410D Datasheet HTML 16Page - Micronas MSP3410D Datasheet HTML 17Page - Micronas MSP3410D Datasheet HTML 18Page - Micronas MSP3410D Datasheet HTML 19Page - Micronas MSP3410D Datasheet HTML 20Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 83 page
background image
MSP 34x0D
PRELIMINARY DATA SHEET
16
Micronas
4.7. I2S Bus Interface
By means of this standardized interface, additional
feature
processors
can
be
connected
to
the
MSP 34x0D. Two possible formats are supported: The
standard mode (MODE_REG[4]=0) selects the SONY
format, where the I2S_WS signal changes at the word
boundaries. The so-called PHILIPS format, which is
characterized by a change of the I2S_WS signal one
I2S_CL period before the word boundaries, is selected
by setting MODE_REG[4]=1.
The MSP 34x0D normally serves as the master on the
I2S interface. Here, the clock and word strobe lines are
driven
by
the
MSP 34x0D.
By
setting
MODE_REG[3]=1, the MSP 34x0D is switched to a
slave mode. Now, these lines are input to the
MSP 34x0D and the master clock is synchronized to
576 times the I2S_WS rate (32 kHz). NICAM operation
is not possible in this mode.
The I2S bus interface consists of five pins:
1. I2S_DA_IN1, I2S_DA_IN2:
For input, four channels (two channels per line,
2*16 bits) per sampling cycle (32 kHz) are transmit-
ted.
2. I2S_DA_OUT:
For output, two channels (2*16 bits) per sampling
cycle (32 kHz) are transmitted.
3. I2S_CL:
Gives the timing for the transmission of I2S serial
data (1.024 MHz).
4. I2S_WS:
The I2S_WS word strobe line defines the left and
right sample.
A precise I2S timing diagram is shown in Fig. 4–6.
Fig. 4–6: I2S bus timing diagram
(Data: MSB first)
R LSB L LSB
R LSB L LSB
16 bit right channel
L LSB
L LSB
R MSB
R MSB
Detail C
PHILIPS Mode
SONY Mode
I2S_WS
I2S_CL
I2S_DAIN
Detail A
PHILIPS Mode
SONY Mode
Detail B
PHILIPS/SONY Mode programmable by MODE_REG[4]
R LSB
R LSB L MSB
L MSB
I2S_DAOUT
16 bit right channel
16 bit left channel
16 bit left channel
FI2SWS
I2S_CL
Detail C
I2S_WS as INPUT
I2S_WS as OUTPUT
1/FI2SCL
TI2SWS1
TI2SWS2
TI2S5
TI2S6
Detail A,B
I2S_CL
I2S_DA_IN
I2S_DA_OUT
TI2S1
TI2S2
TI2S3
TI2S4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com