| データシートサーチシステム |
|
LAN8741Ai-EN データシート(PDF) 8 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN8741Ai-EN データシート(HTML) 8 Page - Microchip Technology |
|
8 / 106 page ![]() LAN8741A/LAN8741Ai DS00001988A-page 8 2013-2015 Microchip Technology Inc. 1 Receive Data 0 RXD0 VO8 Bit 0 of the 4 (2 in RMII mode) data bits that are sent by the transceiver on the receive path. PHY Operat- ing Mode 0 Configuration Strap MODE0 VIS (PU) Combined with MODE1 and MODE2, this configu- ration strap sets the default PHY mode. See Note 1 for more information on configuration straps. Note: Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration" for additional details. 1 Receive Data 1 RXD1 VO8 Bit 1 of the 4 (2 in RMII mode) data bits that are sent by the transceiver on the receive path. PHY Operat- ing Mode 1 Configuration Strap MODE1 VIS (PU) Combined with MODE0 and MODE2, this configu- ration strap sets the default PHY mode. See Note 1 for more information on configuration straps. Note: Refer to Section 3.7.2, "MODE[2:0]: Mode Configuration" for additional details. 1 Receive Data 2 (MII Mode) RXD2 VO8 Bit 2 of the 4 (in MII mode) data bits that are sent by the transceiver on the receive path. Note: This signal is not used in RMII mode. MII/RMII Mode Select Configu- ration Strap RMIISEL VIS (PD) This configuration strap selects the MII or RMII mode of operation. When strapped low to VSS, MII mode is selected. When strapped high to VDDIO RMII mode is selected. See Note 1 for more information on configuration straps. Note: Refer to Section 3.7.3, "RMIISEL: MII/RMII Mode Configuration" for addi- tional details. 1 Receive Data 3 (MII Mode) RXD3 VO8 Bit 3 of the 4 (in MII mode) data bits that are sent by the transceiver on the receive path. Note: This signal is not used in RMII mode. PHY Address 2 Configuration Strap PHYAD2 VIS (PD) Combined with PHYAD0 and PHYAD1, this config- uration strap sets the transceiver’s SMI address. See Note 1 for more information on configuration straps. Note: Refer to Section 3.7.1, "PHYAD[2:0]: PHY Address Configuration" for addi- tional information. TABLE 2-1: MII/RMII SIGNALS (CONTINUED) Num Pins Name Symbol Buffer Type Description |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |