STGAP1ASTR datasheet(25/70 Pages) STMICROELECTRONICS

25 / 70 page

DocID029344 Rev 2

25/70

STGAP1AS

Functional description

7.1

Inputs and outputs

The device is controlled through following logic inputs:



SD: active low shutdown input



IN+: driver input



CS: active low chip select (SPI)



SDI: serial data input (SPI)



CK: serial clock (SPI)

And following logic outputs:



SDO: serial logic output (SPI)



DIAG1: diagnostic signal (open drain)

And following IO pin:



IN-/DIAG2: driver input or diagnostic open drain output.

Logic input thresholds and output ranges vary according to VDD voltage. In particular, the

device is designed to work with VDD supply voltages of 5 V or 3.3 V.

The operation of the driver IOs can be programmed through DIAG_EN bits as described in

Table 10

A deglitch filter is applied to device inputs (SD, IN+, IN-). Each input pulse, positive and

negative, shorter than the programmed tdeglitch value is neglected by internal logic.

Deglitch time can be programmed as listed in Table 30 on page 54.

When the deglitch filter is disabled (INfilter = '00') and the 2-level turn-off function is disabled

(2LTOtime = 0x0) or enabled only after a fault event (2LTO_EN = '0'), a minimum input pulse

tINmin is required to change the device output status. The minimum input pulse timing filters

out both positive and negative pulses at the IN+, IN- and SD pins.

Table 10. Inputs true table (device NOT in “safe state”)

Bit in CFG1 register

Input pins

Output pins

DIAG_EN

IN+

IN-

GON

GOFF

OFF

X(1)

1. The IN-/DIAG2 pin is used as the open drain output for diagnostic signaling (refer to Section 7.11 on page

OFF

X(1)

OFF

STGAP1ASTR データシート(PDF) 25 Page - STMicroelectronics

STGAP1ASTR データシート(HTML) 25 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

データシートダウンロード