データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS35L00 データシート(PDF) 13 Page - Cirrus Logic

部品番号 CS35L00
部品情報  2.8 W Mono Class-D Audio Amplifier with Low Idle Current
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS35L00 データシート(HTML) 13 Page - Cirrus Logic

Back Button CS35L00 Datasheet HTML 9Page - Cirrus Logic CS35L00 Datasheet HTML 10Page - Cirrus Logic CS35L00 Datasheet HTML 11Page - Cirrus Logic CS35L00 Datasheet HTML 12Page - Cirrus Logic CS35L00 Datasheet HTML 13Page - Cirrus Logic CS35L00 Datasheet HTML 14Page - Cirrus Logic CS35L00 Datasheet HTML 15Page - Cirrus Logic CS35L00 Datasheet HTML 16Page - Cirrus Logic CS35L00 Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 34 page
background image
CS35L00
DS906PP1
13
ELECTRICAL CHARACTERISTICS - FHD MODE
Note:
13. SNRA dB is referenced to the output signal amplitude resulting in the specified output power at
THD+N <1%. See “Parameter Definitions” on page 29 for more information.
14. Idle Current Draw (IIDLE) is specified without any output filtering. Refer to Section 5.3 on page 17 for
information on output filtering. At idle, the output devices will switch at the same rate in HD and FHD
mode. FHD only changes the output switching frequency when the input levels are above the “Input
Level for Entering VBATT Operation in HD/FHD Modes (VIN-VBATT) given in “Electrical Characteristics
- All Operational Modes” on page 9.
Parameters
Symbol
Test Conditions
Min
Typ
Max Units
Output Power
(Continuous Average)
PO
THD+N = 1%
RL = 8 Ω (VBATT = 5.0/4.2/3.7 VDC)
RL = 4 Ω (VBATT = 5.0/4.2/3.7 VDC)
-
-
1.28/0.89/0.68
2.17/1.51/1.15
-
-
W
W
THD+N = 10%
RL = 8 Ω (VBATT = 5.0/4.2/3.7 VDC)
RL = 4 Ω (VBATT = 5.0/4.2/3.7 VDC)
-
-
1.65/1.16/0.90
2.76/1.95/1.51
-
-
W
W
Total Harmonic Distortion + Noise THD+N PO = 1.0 W
-
0.10
-
%
Power Supply Rejection Ratio
PSRR
Vripple = 200 mVPP, AINx AC coupled to GND
@ 217 Hz
@ 1 kHz
-
-
89
85
-
-
dB
dB
Common-Mode Rejection Ratio
CMRR Vripple =1VPP, fripple = 217 Hz
-71
-
dB
Signal to Noise Ratio
A-Weighted
SNRA
Inputs AC Coupled to Ground,
Referenced to 1% THD+N
(Note 13)
GAIN_SEL = Low (12 dB)
GAIN_SEL = High (6 dB)
-
-
93
94
-
-
dB
dB
Idle Channel Noise
A-Weighted
ICNA
AIN+ connected to AIN-
GAIN_SEL = Low (12 dB)
GAIN_SEL = High (6 dB)
-
-
71
63
-
-
μVrms
μVrms
Idle Channel Noise
ICN
AIN+ connected to AIN-
GAIN_SEL = Low (12 dB)
GAIN_SEL = High (6 dB)
-
-
125
115
-
-
μVrms
μVrms
Frequency Response
FR
20 Hz to 20 kHz
-4.0
0
0.5
dB
Total Group Delay
GD
-
14
-
μs
Output Switching Frequency
fsw1
Input level below VIN-LDO
-192
-
kHz
Output Switching Frequency
fsw2
Input level above VIN-VBATT
-
76
-
kHz
Idle Current Draw
(Note 14)
IIDLE
AIN+ connected AIN-, No Output Load
VBATT = 5 VDC
VBATT = 4.2 VDC
VBATT = 3.7 VDC
-
-
-
1.11
1.06
1.03
-
-
-
mA
mA
mA
Input Impedance, Single Ended
ZIN
GAIN_SEL = Low (12 dB)
GAIN_SEL = High (6 dB)
-
-
160
250
-
-
k
Ω
k
Ω
Input Voltage @ 1 % THD+N
VICLIP
RL = 8 Ω (VBATT = 5.0/4.2/3.7 VDC)
GAIN_SEL = Low (12 dB)
GAIN_SEL = High (6 dB)
-
-
0.83/0.69/0.61
1.65/1.38/1.20
-
-
Vrms
Vrms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com