CS35L00 datasheet(24/34 Pages) CIRRUS

24 / 34 page

CS35L00

DS906PP1

Note:

17. “Idle Current Draw vs. VBATT - FSD Mode” capacitor values refer to CFILT when configured as the

“CS35L00’s Minimized Optional Output Filter”, shown in Figure 5 on page 17.

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

2.5

3.0

3.5

4.0

4.5

5.0

5.5

VBATT Supply Voltage (V)

0.00

0.50

1.00

1.50

2.00

2.50

3.00

3.50

2.5

3.5

4.5

5.5

VBATT Supply Voltage (V)

Figure 26. Idle Current Draw vs. VBATT - FSD Mode

RL =8 Ω +33 μH (Note 17)

Figure 27. Output Power vs. VBATT - FSD Mode

RL = 8 Ω

1% THD+N Ratio

RL = 8 Ω

10% THD+N Ratio

RL = 4 Ω

1% THD+N Ratio

RL = 4 Ω

10% THD+N Ratio

470 pF

No Filter

1000 pF

2200 pF

10%

20%

30%

40%

50%

60%

70%

80%

90%

100%

250

500

750

1000

1250

1500

1750

2000

Output Power (mW)

10%

20%

30%

40%

50%

60%

70%

80%

90%

100%

500

1000

1500

2000

2500

3000

3500

Output Power (mW)

Figure 28. Efficiency vs. Output Power - FSD Mode

RL =8 Ω +33 μH

Figure 29. Efficiency vs. Output Power - FSD Mode

RL =4 Ω +33 μH

4.2 V

3.7 V

5.0 V

4.2 V

3.7 V

5.0 V

100

150

200

250

300

350

400

450

250

500

750

1000

1250

1500

1750

2000

Output Power (mW)

100

200

300

400

500

600

700

800

500

1000

1500

2000

2500

3000

3500

Output Power (mW)

Figure 30. Supply Current vs. Output Power - FSD Mode

RL =8 Ω +33 μH

Figure 31. Supply Current vs. Output Power - FSD Mode

RL =4 Ω +33 μH

5.0 V

4.2 V

3.7 V

5.0 V

4.2 V

3.7 V

CS35L00 データシート(PDF) 24 Page - Cirrus Logic

CS35L00 データシート(HTML) 24 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

データシートダウンロード

リンク URL

CS35L00 データシート(PDF) 24 Page - Cirrus Logic

CS35L00 データシート(HTML) 24 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

データシート ダウンロード

リンク URL

データシートダウンロード