T89C5115-RATIM datasheet(84/105 Pages) ATMEL

84 / 105 page

T89C5115

4128A–8051–04/02

Interrupt System

Introduction

The T89C5115 has a total of 8 interrupt vectors: two external interrupts (INT0 and

INT1), three timer interrupts (timers 0, 1 and 2), a serial port interrupt, a PCAand an

ADC. These interrupts are shown below.

Figure 40. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clear-

ing a bit in the Interrupt Enable register. This register also contains a global disable bit

which must be cleared to disable all the interrupts at the same time.

Each interrupt source can also be individually programmed to one of four priority levels

by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the

bit values and priority levels associated with each combination.

EX0

IEN0.0

External

Interrupt 0

INT0#

EX1

IEN0.2

External

Interrupt 1

INT1#

ET0

IEN0.1

Timer 0

IEN0.6

PCA

ET1

IEN0.3

Timer 1

IEN0.4

UART

Interrupt Enable

Lowest Priority Interrupts

Highest

Priority Enable

Priority

Interrupts

AIN1:0

IPH/L

Timer 2

ET2

IEN0.5

TxD

RxD

CEX0:1

ADC

EADC

IEN1.1

IEN0.7

T89C5115-RATIM データシート(PDF) 84 Page - ATMEL Corporation

T89C5115-RATIM データシート(HTML) 84 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード