データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TLV2702ID データシート(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
部品番号 TLV2702ID
部品情報  FAMILY OF NANOPOWER OPERATIONAL AMPLIFIERS AND PUSH-PULL COMPARATORS
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

TLV2702ID データシート(HTML) 13 Page - Texas Instruments

Back Button TLV2702ID Datasheet HTML 9Page - Texas Instruments TLV2702ID Datasheet HTML 10Page - Texas Instruments TLV2702ID Datasheet HTML 11Page - Texas Instruments TLV2702ID Datasheet HTML 12Page - Texas Instruments TLV2702ID Datasheet HTML 13Page - Texas Instruments TLV2702ID Datasheet HTML 14Page - Texas Instruments TLV2702ID Datasheet HTML 15Page - Texas Instruments TLV2702ID Datasheet HTML 16Page - Texas Instruments TLV2702ID Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 23 page
background image
TLV2702
TLV2704
SLOS340B – DECEMBER 2000 – REVISED AUGUST 2001
13
www.ti.com
APPLICATION INFORMATION
reverse battery protection
The TLV2702/4 are protected against reverse battery voltage up to 18 V. When subjected to reverse battery
condition the supply current is typically less than 100 nA at 25
°C (inputs grounded and outputs open). This
current is determined by the leakage of 6 Schottky diodes and will therefore increase as the ambient
temperature increases.
When subjected to reverse battery conditions and negative voltages applied to the inputs or outputs, the input
ESD structure will turn on—this current should be limited to less than 10 mA. If the inputs or outputs are referred
to ground, rather than midrail, no extra precautions need be taken.
common-mode input range
The TLV2702/4 has rail-rail input and outputs. For common-mode inputs from –0.1 V to VCC – 0.8 V a PNP
differential pair will provide the gain.
For inputs between VCC – 0.8 V and VCC, two NPN emitter followers buffering a second PNP differential pair
provide the gain. This special combination of NPN/PNP differential pair enables the inputs to be taken 5 V above
the rails; because as the inputs go above VCC, the NPNs switch from functioning as transistors to functioning
as diodes. This will lead to an increase in input bias current. The second PNP differential pair continues to
function normally as the inputs exceed VCC.
The TLV2702/4 has a negative common-input range that exceeds ground by 100 mV. If the inputs are taken
much below this, reduced open loop gain will be observed with the ultimate possibility of phase inversion.
offset voltage
The output offset voltage, (VOO) is the sum of the input offset voltage (VIO) and both input bias currents (IIB) times
the corresponding gains. The following schematic and formula can be used to calculate the output offset
voltage.
V
OO +
V
IO
1
)
R
F
R
G
" I
IB
)
R
S
1
)
R
F
R
G
" I
IB–
R
F
+
VI
+
RG
RS
RF
IIB–
VO
IIB+
Figure 37. Output Offset Voltage Model



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com