P83C266BDR datasheet(80/92 Pages) PHILIPS

80 / 92 page

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

MGM676

tOZ

High Z

tACC(OE)

VDDP

(power supply)

D0 to D7

A0 to Axx

address

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

tW(P)

th(WE)

th(A)

tsu(A)

th(D)

tsu(D)

tsu(PV)

tsu(OE)

tW(OE)

VPP

(program voltage)

data out

VIH

VIL

address valid

programming

verify

data invalid

data out

Fig.48 Programming waveforms.

VIH and VIL are CMOS levels and are typically 5 V and 0 V respectively.

When OE is HIGH, P0.0 to P0.7 are used as inputs, when OE is LOW, P0.0 to P0.7 are used as outputs.

During programming the power supply must remain at 5 V. During verification the power supply must remain at 5.8 V.

P83C266BDR データシート(PDF) 80 Page - NXP Semiconductors

P83C266BDR データシート(HTML) 80 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

データシートダウンロード