| データシートサーチシステム |
|
P83C266BDR データシート(PDF) 82 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P83C266BDR データシート(HTML) 82 Page - NXP Semiconductors |
|
82 / 92 page ![]() This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... − 10 n.c. −− − − − − 7 11 P5.6 I/O CMOS open-drain Yes original state Z(2) 7 11 PWM5 O − open-drain Yes LOW − 8 12 P5.7 I/O CMOS open-drain Yes original state Z(2) 8 12 PWM6 O − open-drain Yes LOW − 9 13 P3.0 I/O CMOS + Rpu(3) open-drain Yes original state Z(2) 9 13 ADC0 I analog −− − − − 14 PH1SEM O − open-drain, 2 mA note 4 −− − 15 S1ESEM O − open-drain, 2 mA note 4 −− 10 16 P3.1 I/O CMOS + Rpu(3) open-drain Yes original state Z(2) 10 16 ADC1 I analog −− − − − 17 P2.0 I/O CMOS open-drain + Rpu(5) Yes −− 11 18 P3.2 I/O CMOS + Rpu(3) open-drain Yes original state Z(2) 11 18 ADC2 I analog −− − − − 19 P2.1 I/O CMOS open-drain + Rpu(5) Yes −− 12 20 P3.3 I/O CMOS open-drain Yes original state Z(2) 12 20 PWM7 O − open-drain Yes LOW − − 21 P2.2 I/O CMOS open-drain + Rpu(5) Yes −− − 22 P2.3 I/O CMOS open-drain + Rpu(5) Yes −− 13 23 P0.0 I/O CMOS open-drain Yes original state Z(2) 14 24 P0.1 I/O CMOS open-drain Yes original state Z(2) 15 25 P0.2 I/O CMOS open-drain Yes original state Z(2) − 26 OSD_EPR_TST −− − − − − − 27 n.c. −− − − − − 16 28 P0.3 I/O CMOS open-drain Yes original state Z(2) 17 29 P0.4 I/O CMOS open-drain Yes original state Z(2) 18 30 P0.5 I/O CMOS open-drain Yes original state Z(2) 19 31 P0.6 I/O CMOS open-drain Yes original state Z(2) 20 32 P0.7 I/O CMOS open-drain Yes original state Z(2) − 33 VDDD −− − − − − 21 34 VSSD −− − − − − PIN SYMBOL TYPE INPUT LEVEL OUTPUT TYPE SLOPE CONTROL OUTPUT IN IDLE MODE OUTPUT AFTER RESET ACTIVE STATE SW CONTROL SDIP42 PLCC68 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |