データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

WM8778 データシート(PDF) 29 Page - Wolfson Microelectronics plc

部品番号 WM8778
部品情報  24 BIT 192KHZ STEREO CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  WOLFSON [Wolfson Microelectronics plc]
ホームページ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8778 データシート(HTML) 29 Page - Wolfson Microelectronics plc

Back Button WM8778 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 32Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 33Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 50 page
background image
Product Preview
WM8778
w
PP Rev 1.7 June 2004
29
DAC DIGITAL VOLUME CONTROL
The DAC volume may also be adjusted in the digital domain using independent digital attenuation
control registers
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
7:0
LDA[7:0]
11111111
(0dB)
Digital Attenuation data for Left channel DACL in 0.5dB steps. See
Table 13
R3 (03h)
0000011
Digital
Attenuation
DACL
8
UPDATED
Not latched
Controls simultaneous update of Attenuation Latches
0: Store LDA in intermediate latch (no change to output)
1: Store LDA and update attenuation on both channels
7:0
RDA[6:0]
11111111
(0dB)
Digital Attenuation data for Right channel DACR in 0.5dB steps. See
Table 13
R4 (04h)
0000100
Digital
Attenuation
DACR
8
UPDATED
Not latched
Controls simultaneous update of Attenuation Latches
0: Store RDA in intermediate latch (no change to output)
1: Store RDA and update attenuation on both channels.
7:0
MASTDA[7:0]
11111111
(0dB)
Digital Attenuation data for DAC channels in 0.5dB steps. See Table
13
R5 (05h)
0000101
Master
Digital
Attenuation
(both channels)
8
UPDATED
Not latched
Controls simultaneous update of Attenuation Latches
0: Store gain in intermediate latch (no change to output)
1: Store gain and update attenuation on channels.
L/RDA[7:0]
ATTENUATION LEVEL
00(hex)
-
∞ dB (mute)
01(hex)
-127dB
:
:
:
:
:
:
FE(hex)
-0.5dB
FF(hex)
0dB
Table 13 Digital Volume Control Attenuation Levels
The digital volume control also incorporates a zero cross detect circuit which detects a transition
through the zero point before updating the digital volume control with the new volume. This is
enabled by control bit DZCEN.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7 (07h)
0000111
DAC Control
0
DZCEN
0
DAC Digital Volume Zero Cross
Enable:
0: Zero cross detect disabled
1: Zero cross detect enabled
DAC OUTPUT PHASE
The DAC Phase control word determines whether the output of the DAC is non-inverted or inverted
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
Bit
DAC
Phase
0
DACL
1 = invert
R6 (06h)
0000110
DAC Phase
1:0
PHASE
[1:0]
00
1
DACR
1 = invert



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com