データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SLB128B データシート(PDF) 6 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 SLB128B
部品情報  Transmitter with built-in scaler for LVDS Display Interface (LDI)
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

SLB128B データシート(HTML) 6 Page - National Semiconductor (TI)

Back Button SLB128B Datasheet HTML 2Page - National Semiconductor (TI) SLB128B Datasheet HTML 3Page - National Semiconductor (TI) SLB128B Datasheet HTML 4Page - National Semiconductor (TI) SLB128B Datasheet HTML 5Page - National Semiconductor (TI) SLB128B Datasheet HTML 6Page - National Semiconductor (TI) SLB128B Datasheet HTML 7Page - National Semiconductor (TI) SLB128B Datasheet HTML 8Page - National Semiconductor (TI) SLB128B Datasheet HTML 9Page - National Semiconductor (TI) SLB128B Datasheet HTML 10Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 48 page
background image
AC Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Min
Typ
Max
Units
LLHT
LVDS Low-to-High Transition Time (Figure 3). (Note 7)
0.14
0.8
ns
LHLT
LVDS High-to-Low Transition Time (Figure 3). (Note 7)
0.11
0.8
ns
TBIT
Transmitter Output Bit Width
DUAL pin = V
CC or
Gnd
1/7 TCIP
ns
DUAL pin = 1⁄2V
CC
2/7 TCIP
ns
TCCS
TxOUT Channel to Channel Skew
100
ps
TPPOS0
Transmitter Output Pulse Position for Bit 0
(previous cycle) from CLK1P rising edge
(Note 7).
f = 65 MHz, DUAL pin
=V
CC
−0.49
0
+0.49
ns
TPPOS1
Transmitter Output Pulse Position for Bit1
(previous cycle) from CLK1P rising edge.
(Note 7)
f = 65 MHz, DUAL pin
=V
CC
(1/7)TCIP
−0.49
(1/7)TCIP
(1/7)TCIP
+0.49
ns
TPPOS2
Transmitter Output Pulse Position for Bit2
from CLK1P rising edge. (Note 7)
f = 65 MHz, DUAL pin
=V
CC
(2/7)TCIP
−0.49
(2/7)TCIP
(2/7)TCIP
+0.49
ns
TPPOS3
Transmitter Output Pulse Position for Bit3
from CLK1P rising edge. (Note 7)
f = 65 MHz, DUAL pin
=V
CC
(3/7)TCIP
−0.49
(3/7)TCIP
(3/7)TCIP
+0.49
ns
TPPOS4
Transmitter Output Pulse Position for Bit4
from CLK1P rising edge. (Note 7)
f = 65 MHz, DUAL pin
=V
CC
(4/7)TCIP
−0.49
(4/7)TCIP
(4/7)TCIP
+0.49
ns
TPPOS5
Transmitter Output Pulse Position for Bit5
from CLK1P rising edge. (Note 7)
f = 65 MHz, DUAL pin
=V
CC
(5/7)TCIP
−0.49
(5/7)TCIP
(5/7)TCIP
+0.49
ns
TPPOS6
Transmitter Output Pulse Position for Bit6
from CLK1P rising edge. (Note 7)
f = 65 MHz, DUAL pin
=V
CC
(6/7)TCIP
−0.49
(6/7)TCIP
(6/7)TCIP
+0.49
ns
TSTC
DxIN Setup to CLKINP (Figure 6) (Note 7)
0.8
ns
THTC
DxIN Hold to CLKINP (Figure 6) (Note 7)
0.8
ns
TJCC
Transmitter Jitter Cycle-to-cycle (Note 4)
f = 85 MHz, DUAL pin
= Gnd
114
ps
f = 54 MHz, DUAL pin
=V
CC
114
ps
TPLLS
Transmitter Phase Lock Loop Set (Figure 7) (Note 7)
10
ms
TPDD
Transmitter Powerdown Delay (Figure 8) (Note 7)
100
ns
Transmitter Input to Output Latency for
single in-to-dual out mode. Figure 9
f = 170 MHz (Note 6)
1.5 TCIP
+4.1
ns
www.national.com
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com