データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST72344S2 データシート(PDF) 69 Page - STMicroelectronics

部品番号 ST72344S2
部品情報  SCI asynchronous serial interface
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344S2 データシート(HTML) 69 Page - STMicroelectronics

Back Button ST72344S2 Datasheet HTML 65Page - STMicroelectronics ST72344S2 Datasheet HTML 66Page - STMicroelectronics ST72344S2 Datasheet HTML 67Page - STMicroelectronics ST72344S2 Datasheet HTML 68Page - STMicroelectronics ST72344S2 Datasheet HTML 69Page - STMicroelectronics ST72344S2 Datasheet HTML 70Page - STMicroelectronics ST72344S2 Datasheet HTML 71Page - STMicroelectronics ST72344S2 Datasheet HTML 72Page - STMicroelectronics ST72344S2 Datasheet HTML 73Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 247 page
background image
ST72344xx, ST2345xx
Power-saving modes
Doc ID 12321 Rev 6
69/247
Note:
As soon as active halt is enabled, executing a HALT instruction while the Watchdog is active
does not generate a reset. This means that the device cannot spend more than a defined
delay in this power saving mode.
Figure 30.
Active-halt timing overview
Figure 31.
Active-halt mode flowchart
Note:
1
This delay occurs only if the MCU exits Active-Halt mode by means of a reset.
2
Peripheral clocked with an external clock source can still be active.
3
Only the RTC interrupt and some specific interrupts can exit the MCU from Active-halt mode
(such as external interrupt). Refer to Table 17 for more details.
4
Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits in the
CC register are set to the current software priority level of the interrupt routine and restored
when the CC register is popped.
halt
Run
Run
256 OR 4096 cycle
delay (after reset)
Reset
or
interrupt
HALT
instruction
Fetch
vector
Active-
(Active-halt enabled)
HALT INSTRUCTION
RESET
INTERRUPT 3)
Y
N
N
Y
CPU
OSCILLATOR
PERIPHERALS 2)
I[1:0] BITS
ON
OFF
10
OFF
FETCH RESET VECTOR
OR SERVICE INTERRUPT
CPU
OSCILLATOR
PERIPHERALS
I[1:0] BITS
ON
OFF
XX 4)
ON
CPU
OSCILLATOR
PERIPHERALS
I[1:0] BITS
ON
ON
XX 4)
ON
256 OR 4096 CPU CLOCK
CYCLE DELAY
(MCCSR.OIE=1)
(AWUCSR.AWUEN=0)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com