データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STHDLS101T データシート(PDF) 8 Page - STMicroelectronics

部品番号 STHDLS101T
部品情報  AC coupled HDMI level shifter with configurable HPD output
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STHDLS101T データシート(HTML) 8 Page - STMicroelectronics

Back Button STHDLS101T Datasheet HTML 4Page - STMicroelectronics STHDLS101T Datasheet HTML 5Page - STMicroelectronics STHDLS101T Datasheet HTML 6Page - STMicroelectronics STHDLS101T Datasheet HTML 7Page - STMicroelectronics STHDLS101T Datasheet HTML 8Page - STMicroelectronics STHDLS101T Datasheet HTML 9Page - STMicroelectronics STHDLS101T Datasheet HTML 10Page - STMicroelectronics STHDLS101T Datasheet HTML 11Page - STMicroelectronics STHDLS101T Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 26 page
background image
Pin configuration
STHDLS101T
8/26
3.1
Pin description
Table 2.
Pin description
Pin
number
Name
Type
Function
1GND
Power
Ground
2
VCC33
Power
3.3V±10% DC supply
3
FUNCTION1
Vendor-specific
control or test
pins
Function pins are to enable vendor-specific features or
test modes.
For normal operation, these pins are tied to GND or
VCC33.
For consistent interoperability, GND is the preferred
default connection for these signals
4
FUNCTION2
Vendor-specific
control or test
pins
Function pins are to enable vendor-specific features or
test modes.
For normal operation, these pins are tied to GND or
VCC33.
For consistent interoperability, GND is the preferred
default connection for these signals
5GND
Power
Ground
6
REXT
Analog
Connection to external resistor. Resistor value
specified by device manufacturer.
Acceptable connections to this pin are:
- Resistor to GND
- Resistor to 3.3V;
- NC (direct connections to VCC or GND are through a
0-Ù resistor for layout co
mpatibility
7
HPD_SOURCE
Output
Buffer from the 0 V to 5 V input signal. The output
buffer stage is configurable based on the FUNCTION3
pin settings as desribed in the table below:
FUNCTION3
HPD_SINK
HPD_SOURCE
0Low
Open-drain,
connected an
external pull up to
the desired
supply
(normally 1 V)
0
High (5 V)
Low (0 V)
1
Low (0 V)
Low (0 V)
1
High (5 V)
High (3 V)
8
SDA_SOURCE
I/O
3.3 V DDC data I/O. Pulled-up by external termination
to 3.3 V. Connected to SDA_SINK through voltage-
limiting integrated NMOS pass-gate
9
SCL_SOURCE
Input
3.3 V DDC clock I/O. Pulled-up by external termination
to 3.3 V. Connected to SCL_SINK through voltage-
limiting integrated NMOS pass-gate
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com