S3A3 datasheet(63/139 Pages) RENESAS

63 / 139 page

R01DS0307EU0100 Rev.1.00

Page 63 of 139

Mar 7, 2017

S3A3

2. Electrical Characteristics

2.3.3

Reset Timing

Note 1.

When OFS1.LVDAS = 0.

Note 2.

When OFS1.LVDAS = 1.

Figure 2.34

Reset input timing at power-on

Figure 2.35

Reset input timing (1)

Table 2.23

Reset timing

Parameter

Symbol

Min

Typ

Max

Unit

Test

conditions

RES pulse width

At power-on

tRESWP

Figure 2.34

Other than above

tRESW

μs

Figure 2.35

Wait time after RES cancellation

(at power-on)

LVD0: enable*1

tRESWT

0.7

-ms

Figure 2.34

LVD0: disable*2

0.3

Wait time after RES cancellation

(during powered-on state)

LVD0: enable*1

tRESWT2

0.5

-ms

Figure 2.35

LVD0: disable*2

0.05

Internal reset cancellation time (Watchdog

timer reset, SRAM parity error reset,

SRAM ECC error reset, Bus master MPU

error reset, Bus slave MPU error reset,

Stack pointer error reset, Software reset)

LVD0: enable*1

tRESWT3

0.6

-ms

LVD0: disable*2

0.15

VCC

RES

tRESWP

Internal reset

tRESWT

RES

Internal reset

tRESWT2

tRESW

S3A3 データシート(PDF) 63 Page - Renesas Technology Corp

S3A3 データシート(HTML) 63 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード

リンク URL

S3A3 データシート(PDF) 63 Page - Renesas Technology Corp

S3A3 データシート(HTML) 63 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシート ダウンロード

リンク URL

データシートダウンロード