データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

S3A3 データシート(PDF) 89 Page - Renesas Technology Corp

部品番号 S3A3
部品情報  Microcontroller
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

S3A3 データシート(HTML) 89 Page - Renesas Technology Corp

Back Button S3A3 Datasheet HTML 85Page - Renesas Technology Corp S3A3 Datasheet HTML 86Page - Renesas Technology Corp S3A3 Datasheet HTML 87Page - Renesas Technology Corp S3A3 Datasheet HTML 88Page - Renesas Technology Corp S3A3 Datasheet HTML 89Page - Renesas Technology Corp S3A3 Datasheet HTML 90Page - Renesas Technology Corp S3A3 Datasheet HTML 91Page - Renesas Technology Corp S3A3 Datasheet HTML 92Page - Renesas Technology Corp S3A3 Datasheet HTML 93Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 139 page
background image
R01DS0307EU0100 Rev.1.00
Page 89 of 139
Mar 7, 2017
S3A3
2. Electrical Characteristics
Figure 2.67
SPI timing (slave, CPHA = 1)
2.3.11
QSPI Timing
Note 1.
tPcyc: PCLKA cycle.
Note 2.
N is set to 0 or 1 in SFMSLD.
Note 3.
N is set to 0 or 1 in SFMSHD.
Note 4.
The upper limit of QSPCLK is 16MHz.
Table 2.41
QSPI timing
Conditions: VCC = 1.8 to 5.5 V
Conditions: Middle drive output is selected in the Port Drive Capability bit in PmnPFS register
Parameter
Symbol
Min
Max
Unit*1
Test conditions
QSPI
QSPCLK clock cycle
tQScyc
2*4
48
tPcyc
Figure 2.68
QSPCLK clock high-level pulse width
tQSWH
tQScyc × 0.4
-
ns
QSPCLK clock low-level pulse width
tQSWL
tQScyc × 0.4
-
ns
Data input setup time
tSU
25
-
ns
Figure 2.69
Data input hold time
tIH
2-
ns
SSL setup time
tLEAD
(N + 0.5) ×
tQscyc - 15*2
(N + 0.5) ×
tQscyc + 100*2
ns
SSL hold time
tLAG
(N + 0.5) ×
tQscyc - 15*3
(N + 0.5) ×
tQscyc + 100*3
ns
Data output delay
2.7 V or above
tOD
-14
ns
2.4 V or above
-
20
1.8 V or above
-
30
Data output hold time
2.7 V or above
tOH
–3.3
-
ns
1.8 V or above
–10
-
Successive transmission delay
tTD
116
tQscyc
SSLA0
input
RSPCKA
CPOL = 0
input
RSPCKA
CPOL = 1
input
MISOA
output
MOSIA
input
tDr, tDf
tSA
tOH
tLEAD
tTD
tLAG
tH
LSB OUT
(Last data)
DATA
MSB OUT
MSB IN
DATA
LSB IN
MSB IN
LSB OUT
tSU
tOD
tREL
MSB OUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com