データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9601 データシート(PDF) 4 Page - Analog Devices

部品番号 AD9601
部品情報  1.8 V Analog-to-Digital Converter
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9601 データシート(HTML) 4 Page - Analog Devices

  AD9601_17 Datasheet HTML 1Page - Analog Devices AD9601_17 Datasheet HTML 2Page - Analog Devices AD9601_17 Datasheet HTML 3Page - Analog Devices AD9601_17 Datasheet HTML 4Page - Analog Devices AD9601_17 Datasheet HTML 5Page - Analog Devices AD9601_17 Datasheet HTML 6Page - Analog Devices AD9601_17 Datasheet HTML 7Page - Analog Devices AD9601_17 Datasheet HTML 8Page - Analog Devices AD9601_17 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 33 page
background image
AD9601
Rev. 0 | Page 3 of 32
SPECIFICATIONS
DC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, TMIN = −40°C, TMAX = +85°C, fIN = −1.0 dBFS, full scale = 1.25 V, single port output mode, DCS enabled,
unless otherwise noted.
Table 1.
AD9601-200
AD9601-250
Parameter1
Temp
Min
Typ
Max
Min
Typ
Max
Unit
RESOLUTION
10
10
Bits
ACCURACY
No Missing Codes
Full
Guaranteed
Guaranteed
Offset Error
25°C
4.0
4.0
mV
Full
−12
+12
−12
+12
mV
Gain Error
25°C
1.4
1.4
% FS
Full
−2.1
+4.5
−2.1
+4.5
% FS
Differential Nonlinearity (DNL)
25°C
0.2
0.2
LSB
Full
−0.5
+0.5
−0.5
+0.5
LSB
Integral Nonlinearity (INL)
25°C
0.2
0.2
LSB
Full
−0.5
+0.5
−0.5
+0.5
LSB
TEMPERATURE DRIFT
Offset Error
Full
8
8
μV/°C
Gain Error
Full
0.021
0.021
%/°C
ANALOG INPUTS (VIN+, VIN−)
Differential Input Voltage Range2
Full
0.98
1.25
1.5
0.98
1.25
1.5
V p-p
Input Common-Mode Voltage
Full
1.4
1.4
V
Input Resistance (Differential)
Full
4.3
4.3
Input Capacitance
25°C
2
2
pF
POWER SUPPLY
AVDD
Full
1.7
1.8
1.9
1.7
1.8
1.9
V
DRVDD
Full
1.7
1.8
1.9
1.7
1.8
1.9
V
Supply Currents
IAVDD3
Full
133
142
157
167
mA
IDRVDD3/Single Port Mode4
Full
19
20
22
24
mA
IDRVDD3/Interleaved Mode5
Full
16
18
mA
Power Dissipation3
Full
mW
Single Port Mode4
Full
274
291
322
344
mW
Interleaved Mode5
Full
268
315
mW
Power-Down Mode Supply Currents
IAVDD
Full
40
40
μA
IDRVDD
Full
170
170
22
μA
Standby Mode Supply Currents
IAVDD
Full
19
19
mA
IDRVDD
Full
170
170
22
μA
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed.
2 The input range is programmable through the SPI, and the range specified reflects the nominal values of each setting. See the Memory Map section.
3 IAVDD and IDRVDD are measured with a −1 dBFS, 10.3 MHz sine input at rated sample rate.
4 Single data rate mode; this is the default mode of the AD9601.
5 Interleaved mode; user-programmable feature. See the Memory Map section.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com