データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7980BCPZ-R2 データシート(PDF) 22 Page - Analog Devices

部品番号 AD7980BCPZ-R2
部品情報  16-Bit, 1 MSPS, PulSAR ADC in MSOP/LFCSP
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7980BCPZ-R2 データシート(HTML) 22 Page - Analog Devices

Back Button AD7980BCPZ-R2 Datasheet HTML 18Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 21Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 22Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 23Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 24Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 25Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 28 page
background image
AD7980
Data Sheet
Rev. F | Page 20 of 26
4-WIRE CS MODE WITHOUT BUSY INDICATOR
This mode is usually used when multiple AD7980 devices are
connected to an SPI-compatible digital host.
A connection diagram example using two AD7980 devices is
shown in Figure 35, and the corresponding timing is given in
Figure 36.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers,
but SDI must be returned high before the minimum conversion
time elapses and then held high for the maximum conversion
time to avoid the generation of the busy signal indicator.
When the conversion is complete, the AD7980 enters the
acquisition phase and powers down. Each ADC result can be
read by bringing its SDI input low, which consequently outputs
the MSB onto SDO. The remaining data bits are then clocked by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge allows a faster reading
rate provided it has an acceptable hold time. After the 16th SCK
falling edge or when SDI goes high, whichever is earlier, SDO
returns to high impedance and another AD7980 can be read.
Figure 35. 4-Wire CS Mode Without Busy Indicator Connection Diagram
Figure 36. 4-Wire CS Mode Without Busy Indicator Serial Interface Timing
DIGITAL HOST
CONVERT
CS2
CS1
CLK
DATA IN
AD7980 SDO
SDI
CNV
SCK
AD7980 SDO
SDI
CNV
SCK
tCONV
tCYC
AQUISITION
AQUISITION
tACQ
tSCK
tSCKH
tSCKL
CONVERSION
SCK
CNV
tSSDICNV
tHSDICNV
SDO
D15
D13
D14
D1
D0
D15
D14
D1
D0
tHSDO
tEN
1
2
3
14
15
16
17
18
30
31
32
tDSDO
tDIS
SDI(CS1)
SDI(CS2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com