データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7980BCPZ-R2 データシート(PDF) 23 Page - Analog Devices

部品番号 AD7980BCPZ-R2
部品情報  16-Bit, 1 MSPS, PulSAR ADC in MSOP/LFCSP
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7980BCPZ-R2 データシート(HTML) 23 Page - Analog Devices

Back Button AD7980BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 21Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 22Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 23Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 24Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 25Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 26Page - Analog Devices AD7980BCPZ-R2 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 28 page
background image
Data Sheet
AD7980
Rev. F | Page 21 of 26
4-WIRE CS MODE WITH BUSY INDICATOR
This mode is usually used when a single AD7980 is connected
to an SPI-compatible digital host that has an interrupt input,
and it is desired to keep CNV, which is used to sample the analog
input, independent of the signal used to select the data reading.
This requirement is particularly important in applications where
low jitter on CNV is desired.
The connection diagram is shown in Figure 37, and the
corresponding timing is given in Figure 38.
With SDI high, a rising edge on CNV initiates a conversion, selects
the CS mode, and forces SDO to high impedance. In this mode,
CNV must be held high during the conversion phase and the
subsequent data readback (if SDI and CNV are low, SDO is driven
low). Prior to the minimum conversion time, SDI can be used
to select other SPI devices, such as analog multiplexers, but SDI
must be returned low before the minimum conversion time
elapses and then held low for the maximum conversion time to
guarantee the generation of the busy signal indicator. When the
conversion is complete, SDO goes from high impedance to low.
With a pull-up on the SDO line, this transition can be used as
an interrupt signal to initiate the data readback controlled by
the digital host. The AD7980 then enters the acquisition phase
and powers down. The data bits are clocked out, MSB first, by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge allows a faster reading
rate provided it has an acceptable hold time. After the optional
17th SCK falling edge or SDI going high, whichever is earlier,
the SDO returns to high impedance.
Figure 37. 4-Wire CS Mode with Busy Indicator Connection Diagram
Figure 38. 4-Wire CS Mode with Busy Indicator Serial Interface Timing
AD7980 SDO
SDI
DATA IN
IRQ
DIGITAL HOST
CONVERT
CS1
CLK
VIO
47kΩ
CNV
SCK
tCONV
tCYC
AQUISITION
tSSDICNV
AQUISITION
tACQ
tSCK
tSCKH
tSCKL
CONVERSION
SDI
tHSDICNV
SCK
CNV
SDO
tEN
D15
D14
D1
D0
tHSDO
12
3
15
16
17
tDSDO
tDIS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com