 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
AD7452BRTZ-R2 データシート(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7452BRTZ-R2 データシート(HTML) 6 Page - Analog Devices |
|
|
6 / 25 page  Data Sheet AD7452 Rev. C | Page 5 of 24 TIMING SPECIFICATIONS Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a 1.6 V voltage level. See Figure 2 and the Serial Interface section. VDD = 2.7 V to 3.6 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.0 V; VDD = 4.75 V to 5.25 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.5 V; VCM1 = VREF; TA = TMIN to TMAX, unless otherwise noted. Table 2. Parameter Limit at TMIN, TMAX Unit Description fSCLK2 10 kHz min 10 MHz max tCONVERT 16 × tSCLK tSCLK = 1/fSCLK 1.6 μs max tQUIET 60 ns min Minimum quiet time between the end of a serial read and the next falling edge of CS t1 10 ns min Minimum CS pulse width t2 10 ns min CS falling edge to SCLK falling edge setup time t33 20 ns max Delay from CS falling edge until SDATA three-state disabled t43 40 ns max Data access time after SCLK falling edge t5 0.4 tSCLK ns min SCLK high pulse width t6 0.4 tSCLK ns min SCLK low pulse width t7 10 ns min SCLK edge to data valid hold time t84 10 ns min SCLK falling edge to SDATA three-state enabled 35 ns max SCLK falling edge to SDATA three-state enabled tPOWER-UP5 1 μs max Power-up time from full power-down 1 Common-mode voltage. 2 Mark/space ratio for the SCLK input is 40/60 to 60/40. 3 Measured with the load circuit of Figure 3 and defined as the time required for the output to cross 0.8 V or 2.4 V with VDD = 5 V, or 0.4 V or 2.0 V for VDD = 3 V. 4 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 3. The measured number is then extrapolated back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, t8, quoted in the Timing Specifications is the true bus relinquish time of the part and is independent of the bus loading. 5 See Power-Up Time section. t3 t2 t4 t7 t8 t6 t1 t5 tQUIET tCONVERT CS SCLK SDATA 4 LEADING ZEROS THREE-STATE 12 3 4 5 13 14 15 16 0 0 0 0 DB11 DB10 DB2 DB1 DB0 B Figure 2. Serial Interface Timing Diagram |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
