データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

SAFC161RI データシート(PDF) 44 Page - Siemens Semiconductor Group

部品番号 SAFC161RI
部品情報  16-Bit CMOS Single-Chip Microcontroller
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SIEMENS [Siemens Semiconductor Group]
ホームページ  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

SAFC161RI データシート(HTML) 44 Page - Siemens Semiconductor Group

Back Button SAFC161RI Datasheet HTML 40Page - Siemens Semiconductor Group SAFC161RI Datasheet HTML 41Page - Siemens Semiconductor Group SAFC161RI Datasheet HTML 42Page - Siemens Semiconductor Group SAFC161RI Datasheet HTML 43Page - Siemens Semiconductor Group SAFC161RI Datasheet HTML 44Page - Siemens Semiconductor Group SAFC161RI Datasheet HTML 45Page - Siemens Semiconductor Group SAFC161RI Datasheet HTML 46Page - Siemens Semiconductor Group SAFC161RI Datasheet HTML 47Page - Siemens Semiconductor Group SAFC161RI Datasheet HTML 48Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 60 page
background image
Semiconductor Group
44
1998-05-01
C161RI
Memory Cycle Variables
The timing tables below use three variables which are derived from the BUSCONx registers and
represent the special characteristics of the programmed memory cycle. The following table
describes, how these variables are to be computed.
AC Characteristics
Multiplexed Bus
V
DD = 4.5 - 5.5 V;
V
SS = 0 V
T
A = 0 to + 70 °C
for SAB-C161RI
T
A = – 40 to + 85 °C
for SAF-C161RI
C
L = 100 pF
ALE cycle time = 6 TCL + 2
t
A + tC + tF (186 ns at 16 MHz CPU clock without waitstates)
Description
Symbol
Values
ALE Extension
t
A
TCL
× <ALECTL>
Memory Cycle Time Waitstates
t
C
2TCL
× (15 - <MCTC>)
Memory Tristate Time
t
F
2TCL
× (1 - <MTTC>)
Parameter
Symbol
Max. CPU Clock
= 16 MHz
Variable CPU Clock
1/2TCL = 1 to 16 MHz
Unit
min.
max.
min.
max.
ALE high time
t
5
CC
21 +
t
A
–
TCL - 10 +
t
A
–ns
Address setup to ALE
t
6
CC
15 +
t
A
–
TCL - 16 +
t
A
–ns
Address hold after ALE
t
7
CC
21 +
t
A
–
TCL - 10 +
t
A
–ns
ALE falling edge to RD,
WR (with RW-delay)
t
8
CC
21 +
t
A
–
TCL - 10 +
t
A
–ns
ALE falling edge to RD,
WR (no RW-delay)
t
9
CC
– 10 +
t
A
–
– 10 +
t
A
–ns
Address float after RD,
WR (with RW-delay)
t
10
CC
–6–
6
ns
Address float after RD,
WR (no RW-delay)
t
11
CC
–37
–
TCL + 6
ns
RD, WR low time
(with RW-delay)
t
12
CC
53 +
t
C
–
2TCL - 10
+
t
C
–ns
RD, WR low time
(no RW-delay)
t
13
CC
84 +
t
C
–
3TCL - 10
+
t
C
–ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com