MP8764 ― 12A, 18V, SYNCHRONOUS STEP-DOWN CONVERTER WITH LATCH-OFF OCP

MP8764 Rev. 1.2

www.MonolithicPower.com

21

6/21/2016

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2016 MPS. All Rights Reserved.

LAYOUT RECOMMENDATION

1. Place high current paths (GND, IN, and SW)

very close to the device with short, direct and

wide traces.

2. Put a decoupling capacitor as close to the

VCC and AGND pins as possible.

3. Keep the switching node (SW) plane as small

as possible and far away from the feedback

network.

4. Place the external feedback resistors next to

the FB pin. Make sure that there are no vias

on the FB trace. The feedback resistors

should refer to AGND instead of PGND.

5. Keep the BST voltage path (BST, C3, and

SW) as short as possible.

6. Recommend strongly a four-layer layout to

improve thermal performance.

MP8764

Figure 13—Schematic For PCB Layout Guide

B ST

VC C

PG

AG N D

SS

FB

FR EQ

EN

C 1D

Top Layer

Inner1 Layer

Inner2 Layer

Bottom Layer

Figure 14—PCB Layout Guide for MP8764GLE