AM652X datasheet(244/277 Pages) TI1

244 / 277 page

244

AM6548, AM6528, AM6546

AM6526, AM6527

SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Detailed Description

6.4

Other Subsystems

6.4.1

DMSC

Integrated in WKUP domain Device Management and Security Controller (WKUP_DMSC) provides control

over the device boot sequencing, device management, power management, and security. With the

factory-sealed firmware, DMSC main functions include:

•

Device management

•

On-chip power management and wake-up control

•

Device boot configuration and sequence

•

Secure boot setup

•

Authentication routines (all modes), including R5F island only boot modes

•

Decryption routines

•

Firewall control for isolation and Security

•

Runtime Security Management and resource allocation

•

Arm Cortex-M3 based DMSC acts as system security master and protects critical security assets

during run-time. As part of booting on High Security (HS) device, DMSC uses on-chip keys to establish

root-of-trust and authenticate images to reinforce trust. DMSC controls the power management of

device, hence is responsible to bring device cleanly out of reset and enforce clock and reset rules.

DMSC power management functions are critical to bring device to low power modes and sense

wakeup events to bring device back to active state. DMSC acts also as main boot processor and as

such is the very first subsystem that is brought out of reset after device power-on-reset.

For more information, see WKUP Device Management and Security Controller (DMSC) section in the

device TRM.

6.4.2

MSMC

The

Multicore

Shared

Memory

Controller

(MSMC)

forms

the

heart

the

compute

cluster

(COMPUTE_CLUSTER0) providing high-bandwidth resource access both to and from all of the connected

processing elements and the rest of the system. MSMC serves as the data-movement backbone of the

compute cluster.

For more information, see Multicore Shared Memory Controller (MSMC) section in the device TRM.

6.4.3

NAVSS

6.4.3.1

NAVSS0

Main SoC Navigator Subsystem (NAVSS0) consists of DMA/Queue Management components – UDMA

and Ring Accelerator (UDMASS), Peripherals (Module subsystem [MODSS]), and a North Bridge (NBSS).

UDMASS – UDMASS is the essential part of the DMA Architecture. UDMASS consists of:

•

Unified DMA Controller

•

Ring Accelerator

•

Packet Streaming Interface (PSI-L)

MODSS – MODSS is a collection of peripherals with different system-level functions, for example,

interprocessor communication and time sync, among others. NAVSS0 contains the following modules:

•

Mailbox

•

Spinlock

•

Two Timer Managers (Timer banks)

•

Time Stamp Module (CPTS)

•

Memory CRC module

AM652X データシート(PDF) 244 Page - Texas Instruments

AM652X データシート(HTML) 244 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード