データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS98200-EB データシート(PDF) 3 Page - Cirrus Logic

部品番号 CS98200-EB
部品情報  New Highly-Integrated Processor for Tommorrow DVD Players and DVD Receivers
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS98200-EB データシート(HTML) 3 Page - Cirrus Logic

  CS98200-EB Datasheet HTML 1Page - Cirrus Logic CS98200-EB Datasheet HTML 2Page - Cirrus Logic CS98200-EB Datasheet HTML 3Page - Cirrus Logic CS98200-EB Datasheet HTML 4Page - Cirrus Logic CS98200-EB Datasheet HTML 5Page - Cirrus Logic CS98200-EB Datasheet HTML 6Page - Cirrus Logic CS98200-EB Datasheet HTML 7Page - Cirrus Logic CS98200-EB Datasheet HTML 8Page - Cirrus Logic CS98200-EB Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 60 page
background image
DS581PP2
Copyright 2002 Cirrus Logic (All Rights Reserved)
3
CS98200
Next Generation DVD Processor
RIS C 0
RIS C 1
DS P
Au d io
In terfa ce
In stru ction
Cach e
Data
Cach e
CPU Pipe
MA C
In stru ction
Cach e
Data
Cach e
MA C
CPU Pipe
CPU/M A C
In stru ction
Cach e
X,Y D ata
Mem o ry
PC M O u t
PC M In
SP D IF O u t
DV D L o ad er I/O
MP E G D ec o d er
VL C
Pa rser
Motion
Com p
IDCT
RAM
D VD C ustom L oad er
Pa rallel/Seria l Da ta
Se rial C ontro l
AT AP I/G en eric
Pa ralle l Bu s Interfa ce
Ho s t Bus I/O
D ata flo w
E n gine
System C o n tro ls
N T SC /P A L En co d er
V ide o P ro ce ss o r
Su b p ic tu re
S R A M + CP U IF
System Syn c
Sim p le I/O
DRAM
Co ntro lle r
V ide o C ap ture
G rap h ics
DM A (R d + W r)
FL AS H
Mem ory.C o ntrol
ST C
Schedule
DM A (2)t
SR A M Bu ffer
D ecryptio n
M isc.
Reg ister
Ba nks
In te rrup t
PL L
PL L
Tim e rs
Dig ital
En coding
3 DACs
3 DACs
32 K Byte
In te rna l
SR A M
Arb iter
+
Con tro l
DM A
Deco de
r
Scaler
Line B uffe r
On Scre en D ispla y Ove rla y
Main V ideo
Scaling and D ispla y
Pictu re in P icture O ve rla y
Line B uffe r / F licke r F ilte r
Main G raphics
Deco de r
FIFO
SDRA M Con tro l
Vide o M ixin g
Dua l UART
PW M Sem i-D AC
2-W ire Se ria l (I2C)
3/4 W ire S erial (SP I)
Pro gra m m ab le I/O
In fra red Inp ut
PL L
MP E G 4 V id eo
D ec o d er Ac ce lera to r
CPU In te rfa ce
AL U + log ic
BLOCK DIAGRAM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com