データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ECE1200 データシート(PDF) 4 Page - Microchip Technology

部品番号 ECE1200
部品情報  eSPI to LPC Bridge
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ECE1200 データシート(HTML) 4 Page - Microchip Technology

  ECE1200 Datasheet HTML 1Page - Microchip Technology ECE1200 Datasheet HTML 2Page - Microchip Technology ECE1200 Datasheet HTML 3Page - Microchip Technology ECE1200 Datasheet HTML 4Page - Microchip Technology ECE1200 Datasheet HTML 5Page - Microchip Technology ECE1200 Datasheet HTML 6Page - Microchip Technology ECE1200 Datasheet HTML 7Page - Microchip Technology ECE1200 Datasheet HTML 8Page - Microchip Technology ECE1200 Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 87 page
background image
ECE1200
DS00003093C Draft-page 4
 2018-2021 Microchip Technology Inc.
1.0
GENERAL DESCRIPTION
The ECE1200 is a device designed to implement a Bridge function from an eSPI-configured Intel Chipset to a legacy
downstream system, providing Master interfaces for an LPC bus, Serial IRQ and CLKRUN# features.
The ECE1200 is directly powered by two Suspend (S5) supply planes, at 3.3V and 1.8V nominal. The 1.8V supply is
provided on two sets of pins: VTR_18 for I/O pins, and VTR_18_CORE for internal logic. The 3.3V supply VTR_33 is
for 3.3V I/O pins only.
The ECE1200 senses a Runtime power plane (VCC) using the pin LPC_EN, which is intended to come from the
PCH_PWROK signal supplied from the system. It uses this to emulate VCC-powered functionality on the appropriate
pins in order to avoid backdrive in the system.
TABLE 1-1:
GENERAL TERMINOLOGY
Term
Definition
System Host, or Host Chipset
Refers to the complex of the System CPU and surrounding elements, from
which originates the I/O and Memory traffic to the ECE1200 over the eSPI
Interface.
PCH
The specific element of the Host Chipset that connects to the ECE1200 from
the Host side, serving as the Master in the eSPI protocol, and controlling the
pins that serve as Host-side sideband signals to the ECE1200.
eSPI Config
Registers
Peripheral Channel
Virtual Wire
Channel
PnP Config. Portal
(INDEX / DATA)
IRQs,
Slots
ECE1200
LPC Master
SIRQ
Master
Minimal
Fabric
Handshake
Support HW
CLKRUN#
Master
CLKRUN#
LPC
Clock
(x2)
SERIRQ
LFRAME#,
LAD[3:0]
LPC Bus and Legacy
Support to Peripherals
Subset
Subset
eSPI Bus Slave Controller
Internal
Handshakes
eSPI Bus from Host
Internal
Register Set



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com