データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Z8F082ASH020SC データシート(PDF) 44 Page - Zilog, Inc.

部品番号 Z8F082ASH020SC
部品情報  Z8 Encore XP-R F08xA Series with eXtended Peripherals
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ZILOG [Zilog, Inc.]
ホームページ  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8F082ASH020SC データシート(HTML) 44 Page - Zilog, Inc.

Back Button Z8F082ASH020SC Datasheet HTML 40Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 41Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 42Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 43Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 44Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 45Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 46Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 47Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 48Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 244 page
background image
PS024705-0405
P R E L I M I N A R Y
Reset and STOP Mode Recovery
Z8 Encore! XP® F08xA Series
Product Specification
26
STOP Mode Recovery Using the External RESET Pin
When the Z8 Encore! XP® F08xA Series device is in STOP Mode and the external
RESET pin is driven Low, a system reset occurs. Because of a glitch filter operating on the
RESET pin, the Low pulse must be greater than the minimum width specified, or it is
ignored. See “Electrical Characteristics” on page 191 for details.
Reset Register Definitions
Reset Status Register
The Reset Status (RSTSTAT) register is a read-only register that indicates the source of
the most recent Reset event, indicates a STOP Mode Recovery event, and indicates a
Watch-Dog Timer time-out. Reading this register resets the upper four bits to 0.
This register shares its address with the Watch-Dog Timer control register, which is write-
only (Table 11).
POR—Power-On Reset Indicator
If this bit is set to 1, a Power-On Reset event occurred. This bit is reset to 0 if a WDT time-
out or STOP Mode Recovery occurs. This bit is also reset to 0 when the register is read.
STOP—STOP Mode Recovery Indicator
If this bit is set to 1, a STOP Mode Recovery occurred. If the STOP and WDT bits are both
Table 11. Reset Status Register (RSTSTAT)
BITS
7
6
5
4
3
2
1
0
FIELD
POR
STOP
WDT
EXT
Reserved
RESET
See descriptions below
0
0
0
0
0
R/W
R
R
R
RRR
RR
ADDR
FF0H
Reset or STOP Mode Recovery Event
POR
STOP
WDT
EXT
Power-On Reset
1000
Reset using RESET pin assertion
0001
Reset using Watch-Dog Timer time-out
0010
Reset using the On-Chip Debugger (OCTCTL[1] set to 1)
1000
Reset from STOP Mode using DBG Pin driven Low
1000
STOP Mode Recovery using GPIO pin transition
0100
STOP Mode Recovery using Watch-Dog Timer time-out
0110



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com