データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DLPC3421 データシート(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
部品番号 DLPC3421
部品情報  DLPC3421 Display Controller
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

DLPC3421 データシート(HTML) 21 Page - Texas Instruments

Back Button DLPC3421 Datasheet HTML 17Page - Texas Instruments DLPC3421 Datasheet HTML 18Page - Texas Instruments DLPC3421 Datasheet HTML 19Page - Texas Instruments DLPC3421 Datasheet HTML 20Page - Texas Instruments DLPC3421 Datasheet HTML 21Page - Texas Instruments DLPC3421 Datasheet HTML 22Page - Texas Instruments DLPC3421 Datasheet HTML 23Page - Texas Instruments DLPC3421 Datasheet HTML 24Page - Texas Instruments DLPC3421 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 63 page
background image
6.13 Parallel Interface General Timing Requirements
MIN
MAX
UNIT
ƒclock
PCLK frequency
1.0
155.0
MHz
tp_clkper
PCLK period
50% reference points
6.45
1000
ns
tp_clkjit
PCLK jitter
Max ƒclock
See (1)
tp_wh
PCLK pulse duration high
50% reference points
2.43
ns
tp_wl
PCLK pulse duration low
50% reference points
2.43
ns
tp_su
Setup time – HSYNC_CS, DATAEN_CMD,
PDATA(23:0) valid before the active edge of PCLK
50% reference points
0.9
ns
tp_h
Hold time – HSYNC_CS, DATAEN_CMD,
PDATA(23:0) valid after the active edge of PCLK
50% reference points
0.9
ns
tt
Transition time – all signals
20% to 80% reference
points (rising signal)
80% to 20% reference
points (falling signal)
0.2
2.0
ns
tsetup, 3DR
This is the setup time with respect to VSYNC(2)
50% reference points
1.0
ms
thold, 3DR
This is the hold time with respect VSYNC(3)
50% reference points
1.0
ms
(1)
Calculate clock jitter (in ns) using this formula: Jitter = [1 / ƒclock – 5.76 ns]. Setup and hold times must be met even with clock jitter.
(2)
In other words, the 3DR signal must change at least 1.0 ms before VSYNC changes.
(3)
In other words, the 3DR signal must not change for at least 1.0 ms after VSYNC changes.
PCLK
tp_su
tp_h
tp_wh
tp_wl
tp_clkper
Figure 6-8. Parallel Interface Pixel Timing
www.ti.com
DLPC3421
DLPS231 – OCTOBER 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: DLPC3421



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com