データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STSPIN32G4TR データシート(PDF) 32 Page - STMicroelectronics

部品番号 STSPIN32G4TR
部品情報  High performance 3-phase motor controller with embedded STM32G4 MCU
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STSPIN32G4TR データシート(HTML) 32 Page - STMicroelectronics

Back Button STSPIN32G4TR Datasheet HTML 28Page - STMicroelectronics STSPIN32G4TR Datasheet HTML 29Page - STMicroelectronics STSPIN32G4TR Datasheet HTML 30Page - STMicroelectronics STSPIN32G4TR Datasheet HTML 31Page - STMicroelectronics STSPIN32G4TR Datasheet HTML 32Page - STMicroelectronics STSPIN32G4TR Datasheet HTML 33Page - STMicroelectronics STSPIN32G4TR Datasheet HTML 34Page - STMicroelectronics STSPIN32G4TR Datasheet HTML 35Page - STMicroelectronics STSPIN32G4TR Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 48 page
background image
Table 20. nFAULT output configuration register
Register
Bit #
Bit name
Default
Description
NFAULT
Address 0x08
Protected
7
0
6
1
5
1
4
1
3
1
2
VDS_P_FLT
1
Signaling of the VDS protection triggering:
Enabled by default, 0 to disable
1
THSD _FLT
1
Signaling of the thermal shutdown status:
Enabled by default, 0 to disable
0
VCC_UVLO_FLT
1
Signaling of the VCC UVLO status:
Enabled by default, 0 to disable
Table 21. FAULT clear command register
Register
Bit #
Bit name
Default
Description
CLEAR
Address 0x09
7
to
0
FAULT_CLEAR
Setting high all the bits clears all the latched failure
conditions.
Any other value is rejected.
Table 22. Standby register
Register
Bit #
Bit name
Default
Description
STBY
Address 0x0A
Protected
7
to
1
0
0
STBY
0
Setting high the STBY bit requests the device to
enter low consumption mode.
Table 23. LOCK register
Register
Bit #
Bit name
Default
Description
LOCK
Address 0x0B
7
to
4
NLOCK
0
When LOCK is different from the bitwise not of
NLOCK, the writing of the protected registers is
not allowed.
When LOCK is equal to the bitwise not of
NLOCK the writing of the protected registers is
allowed, and all gate driver outputs are forced
low.
3
to
0
LOCK
0
Table 24. RESET command register
Register
Bit #
Bit name
Default
Description
RESET
Address 0x0C
Protected
7
to
0
RESET
Setting high all the bits resets the registers to the
default value.
Any other value is rejected.
STSPIN32G4
Control logic
DS13630 - Rev 1
page 32/48



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com