データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TMUX7462F データシート(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
部品番号 TMUX7462F
部品情報  TMUX7462F 짹60 V Fault-Protected, Latch-Up Immune, Quad Channel Protector with Adjustable Fault Threshold and 1.8-V Logic
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

TMUX7462F データシート(HTML) 3 Page - Texas Instruments

  TMUX7462F Datasheet HTML 1Page - Texas Instruments TMUX7462F Datasheet HTML 2Page - Texas Instruments TMUX7462F Datasheet HTML 3Page - Texas Instruments TMUX7462F Datasheet HTML 4Page - Texas Instruments TMUX7462F Datasheet HTML 5Page - Texas Instruments TMUX7462F Datasheet HTML 6Page - Texas Instruments TMUX7462F Datasheet HTML 7Page - Texas Instruments TMUX7462F Datasheet HTML 8Page - Texas Instruments TMUX7462F Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 37 page
background image
5 Pin Configuration and Functions
1
VFN
16
VFP
2
D1
15
D2
3
S1
14
S2
4
VSS
13
VDD
5
GND
12
FF
6
S4
11
S3
7
D4
10
D3
8
DR
9
NC
Not to scale
Figure 5-1. (Preview) PW Package
16-Pin TSSOP, Top View
1
S1
12
S2
2
VSS
11
VDD
3
GND
10
FF
4
S4
9
S3
Not to scale
Thermal
Pad
Figure 5-2. RRP Package
16-Pin WQFN, Top View
Table 5-1. Pin Functions
PIN
TYPE(1)
DESCRIPTION
NAME
TSSOP
WQFN
D1
2
16
I/O
Drain pin 1 can be an input or output. The drain pin is not overvoltage protected and shall remain within the
recommended operating range.
D2
15
13
I/O
Drain pin 2 can be an input or output. The drain pin is not overvoltage protected and shall remain within the
recommended operating range.
D3
10
8
I/O
Drain pin 3 can be an input or output. The drain pin is not overvoltage protected and shall remain within the
recommended operating range.
D4
7
5
I/O
Drain pin 4 can be an input or output. The drain pin is not overvoltage protected and shall remain within the
recommended operating range.
DR
8
6
I
Drain Response (DR) input. Tying the DR pin to GND enables the drain to be pulled to VFP or VFN through
a 40 kΩ resistor during an overvoltage fault event. The drain pin becomes open circuit when the DR pin is a
logic high or left floating.
FF
12
10
O
General fault flag. This pin is an open drain output and is asserted low when overvoltage condition is
detected on any of the source (Sx) pins. Connect this pin to an external supply (1.8 V to 5.5 V) through a 1
kΩ pull-up resistor.
GND
5
3
P
Ground (0 V) reference.
N.C.
9
7
No internal connection
S1
3
1
I/O
Overvoltage protected source pin 1 can be an input or output.
S2
14
12
I/O
Overvoltage protected source pin 2 can be an input or output.
S3
11
9
I/O
Overvoltage protected source pin 3 can be an input or output.
S4
6
4
I/O
Overvoltage protected source pin 4 can be an input or output.
VDD
13
11
P
Positive power supply. This pin is the most positive power-supply potential. Connect a decoupling capacitor
ranging from 0.1 µF to 10 µF between VDD and GND for reliable operation.
VFP
16
14
P
Positive fault voltage supply that determines the overvoltage protection triggering threshold on the positive
side. Connect to VDD if the triggering threshold is the same as the device's positive supply. Connect a
decoupling capacitor ranging from 0.1 µF to 10 µF between VFP and GND for reliable operation.
VFN
1
15
P
Negative fault voltage supply that determines the overvoltage protection triggering threshold on the negative
side. Connect to VSS if the triggering threshold is the same as the device's negative supply. Connect a
decoupling capacitor ranging from 0.1 µF to 10 µF between VFN and GND for reliable operation.
VSS
4
2
P
Negative power supply. This pin is the most negative power-supply potential. This pin can be connected to
ground in single-supply applications. Connect a decoupling capacitor ranging from 0.1 µF to 10 µF between
VSS and GND for reliable operation.
Thermal Pad
The thermal pad is not connected internally. No requirement to solder this pad. For best performance it is
recommended that the pad be tied to GND or VSS.
(1)
I = input, O = output, I/O = input and output, P = power.
www.ti.com
TMUX7462F
SCDS394A – MARCH 2021 – REVISED OCTOBER 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
3
Product Folder Links: TMUX7462F



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com