| データシートサーチシステム |
|
AD9986 データシート(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9986 データシート(HTML) 6 Page - Analog Devices |
|
6 / 37 page ![]() Data Sheet AD9986 SPECIFICATIONS analog.com Rev. 0 | 6 of 37 ADC DC SPECIFICATIONS ADC setup in 6 GSPS, full bandwidth mode (all digital downconverters bypassed). For the minimum and maximum values, TJ = −40°C to +120°C, and for the typical values, TA = 25°C, which corresponds to TJ = 80°C, unless otherwise noted. Table 4. ADC DC Specifications Parameter Test Conditions/Comments Min Typ Max Unit ADC RESOLUTION 12 Bit ADC ACCURACY No Missing Codes Guaranteed Offset Error 0.04 %FSR Offset Matching 0.03 %FSR Gain Error 1.5 %FSR Gain Matching 0.6 %FSR DNL 0.32 LSB INL 1.38 LSB ADC ANALOG INPUTS ADCxP and ADCxN Differential Input Voltage 1.475 V p-p Full-Scale Sine Wave Input Power Input power level resulting in 0 dBFS tone level on fast Fourier transform (FFT) 3.9 dBm Common-Mode Input Voltage (VCMIN) AC-coupled, equal to voltage at VCMx for ADCx input 1 V Differential Input Resistance 100 Ω Differential Input Capacitance 0.4 pF Return Loss 2.7 GHz −4.3 dB 2.7 GHz to 3.8 GHz −3.6 dB 3.8 GHz to 5.4 GHz −2.9 dB CLOCK INPUT AND PHASE-LOCKED LOOP (PLL) FREQUENCY SPECIFICATIONS For the minimum and maximum values, TJ = −40°C to +120°C and ±5% of nominal supply, unless otherwise noted. Table 5. Parameter Test Conditions/Comments Min Typ Max Unit CLOCK INPUTS (CLKINP, CLKINN) FREQUENCY RANGES 25 12000 MHz PHASE FREQUENCY DETECTOR (PFD) INPUT FREQUENCY RANGES 25 750 MHz FREQUENCY RANGES ACCORDING TO CLOCK PATH CONFIGURATION Direct Clock (PLL Off) 29001 12000 MHz PLL Reference Clock (PLL On) M divider set to divide by 1 25 750 MHz M divider set to divide by 2 50 1500 MHz M divider set to divide by 3 75 2250 MHz M divider set to divide by 4 100 3000 MHz PLL VOLTAGE CONTROLLED OSCILLATOR (VCO) FREQUENCY RANGES VCO Output Divide by 1 D divider set to divide by 1 5.8 12 GHz Divide by 2 D divider set to divide by 2 2.9 6 GHz Divide by 3 D divider set to divide by 3 1.93333 4 GHz Divide by 4 D divider set to divide by 4 1.45 3 GHz |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |