データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

SH33F2801P/032PR データシート(PDF) 39 Page - SINOWEALTH Electronic Ltd

部品番号 SH33F2801P/032PR
部品情報  32-bit High Performance Motor Control MCU Based on ARM® Star
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SINOWEALTH [SINOWEALTH Electronic Ltd]
ホームページ  https://en.sinowealth.com
Logo SINOWEALTH - SINOWEALTH Electronic Ltd

SH33F2801P/032PR データシート(HTML) 39 Page - SINOWEALTH Electronic Ltd

Back Button SH33F2801P/032PR Datasheet HTML 35Page - SINOWEALTH Electronic Ltd SH33F2801P/032PR Datasheet HTML 36Page - SINOWEALTH Electronic Ltd SH33F2801P/032PR Datasheet HTML 37Page - SINOWEALTH Electronic Ltd SH33F2801P/032PR Datasheet HTML 38Page - SINOWEALTH Electronic Ltd SH33F2801P/032PR Datasheet HTML 39Page - SINOWEALTH Electronic Ltd SH33F2801P/032PR Datasheet HTML 40Page - SINOWEALTH Electronic Ltd SH33F2801P/032PR Datasheet HTML 41Page - SINOWEALTH Electronic Ltd SH33F2801P/032PR Datasheet HTML 42Page - SINOWEALTH Electronic Ltd SH33F2801P/032PR Datasheet HTML 43Page - SINOWEALTH Electronic Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 407 page
background image
SH33F2801
39
8.6.1
Flash Acess Control Register (FLASH_ACR)
Offset Address: 0x0000
Reset Value:
0x0000 0000
b31
b30
b29
b28
b27
b26
b25
b24
b23
b22
b21
b20
b19
b18
b17
b16
LOCK[15:0]
WO
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
b15
b14
b13
b12
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
Reserved
CRST
DCEN Reserv
ed
PRFTE
N
Reserved
LATENCY[2:0]
-
RW
RW
-
RW
-
RW
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit
Symbol
Description
31 ~ 16
LOCK[15:0]
Register lock bits
0x5AA5: Unlock this register
Other: Lock this register
When configuring this register, 0x5AA5 must be input to the unlock bits at
the same time. After the operation is completed, it will be automatically locked.
Reading this LOCK bits will firmly get 0x0000.
15 ~ 12
Reserved
-
11
CRST
Reset buffer block
0: no reset buffer
1: reset buffer (data buffer and instruction butter block are reset at the same
time)
10
DCEN
Data buffer enabling
0: Data buffer block is disable
1: Data buffer block is enable
9
Reserved
-
8
PRFTEN
Prefetch buffer enabling
0: Prefetch buffer block is disable
1: Prefetch buffer block is enable
7 ~ 3
Reserved
-
2 ~ 0
LATENCY[2:0]
SYSCLK (system clock) cycle and flash access time configuration
settings
000: 0 waiting status
001: 1 waiting status
010: 2 waiting status
011: 3 waiting status
100: 4 waiting status
101: 5 waiting status
110: 6 waiting status
111: 7 waiting status



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com