データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

SH79F166AP/044PR データシート(PDF) 73 Page - SINOWEALTH Electronic Ltd

部品番号 SH79F166AP/044PR
部品情報  Enhanced 8051 Microcontroller with 10bit ADC
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SINOWEALTH [SINOWEALTH Electronic Ltd]
ホームページ  https://en.sinowealth.com
Logo SINOWEALTH - SINOWEALTH Electronic Ltd

SH79F166AP/044PR データシート(HTML) 73 Page - SINOWEALTH Electronic Ltd

Back Button SH79F166AP/044PR Datasheet HTML 69Page - SINOWEALTH Electronic Ltd SH79F166AP/044PR Datasheet HTML 70Page - SINOWEALTH Electronic Ltd SH79F166AP/044PR Datasheet HTML 71Page - SINOWEALTH Electronic Ltd SH79F166AP/044PR Datasheet HTML 72Page - SINOWEALTH Electronic Ltd SH79F166AP/044PR Datasheet HTML 73Page - SINOWEALTH Electronic Ltd SH79F166AP/044PR Datasheet HTML 74Page - SINOWEALTH Electronic Ltd SH79F166AP/044PR Datasheet HTML 75Page - SINOWEALTH Electronic Ltd SH79F166AP/044PR Datasheet HTML 76Page - SINOWEALTH Electronic Ltd SH79F166AP/044PR Datasheet HTML 77Page - SINOWEALTH Electronic Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 113 page
background image
SH79F166A
73
Table 8.16 PWM Period Control Register (PWM0PL)
D3H
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
PWM0PL
PP0.7
PP0.6
PP0.5
PP0.4
PP0.3
PP0.2
PP0.1
PP0.0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
(POR/WDT/LVR/PIN)
0
0
0
0
0
0
0
0
Bit Number
Bit Mnemonic
Description
7-0
PP0[7:0]
12-bit PWM period low 8 nibble registers
Table 8.17 PWM Period Control Register (PWM0PH)
D4H
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
PWM0PH
-
-
-
-
PP0.11
PP0.10
PP0.9
PP0.8
R/W
-
-
-
-
R/W
R/W
R/W
R/W
Reset Value
(POR/WDT/LVR/PIN)
-
-
-
-
0
0
0
0
Bit Number
Bit Mnemonic
Description
3-0
PP0[11:8]
12-bit PWM period high 4 nibble registers
PWM output period cycle = [PP0.11, PP0.0] X PWM clock.
When [PP0.11, PP0.0] = 000H, PWM0 outputs GND if the PWM0S bit is set to “0” regardless of PWM duty cycle.
When [PP0.11, PP0.0] = 000H, PWM0 outputs high level if the PWM0S bit is set to “1” regardless of PWM duty cycle.
Table 8.18 PWM Duty Control Register (PWM0DL)
D5H
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
PWM0DL
PD0.7
PD0.6
PD0.5
PD0.4
PD0.3
PD0.2
PD0.1
PD0.0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
(POR/WDT/LVR/PIN)
0
0
0
0
0
0
0
0
Bit Number
Bit Mnemonic
Description
7-0
PD0[7:0]
12-bit PWM duty low 8 nibble registers
Table 8.19 PWM Duty Control Register (PWM0DH)
D6H
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
PWM0DH
-
-
-
-
PD0.11
PD0.10
PD0.9
PD0.8
R/W
-
-
-
-
R/W
R/W
R/W
R/W
Reset Value
(POR/WDT/LVR/PIN)
-
-
-
-
0
0
0
0
Bit Number
Bit Mnemonic
Description
3-0
PD0[11:8]
12-bit PWM duty high 4 nibble registers
PWM output duty cycle = [PD0.11, PD0.0] X PWM clock.
If [PP0.11, PP0.0]
≤ [PD0.11, PD0.0], PWM0 outputs high level when the PWM0S bit is set to “0”.
If [PP0.11, PP0.0]
≤ [PD0.11, PD0.0], PWM0 outputs GND level when the PWM0S bit is set to “1”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com