データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ICS9LPRS477D データシート(PDF) 10 Page - Renesas Technology Corp

部品番号 ICS9LPRS477D
部品情報  PROGRAMMABLE SYSTEM CLOCK CHIP FOR ATI RD790-K8TM BASED SYSTEMS
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS9LPRS477D データシート(HTML) 10 Page - Renesas Technology Corp

Back Button ICS9LPRS477D Datasheet HTML 6Page - Renesas Technology Corp ICS9LPRS477D Datasheet HTML 7Page - Renesas Technology Corp ICS9LPRS477D Datasheet HTML 8Page - Renesas Technology Corp ICS9LPRS477D Datasheet HTML 9Page - Renesas Technology Corp ICS9LPRS477D Datasheet HTML 10Page - Renesas Technology Corp ICS9LPRS477D Datasheet HTML 11Page - Renesas Technology Corp ICS9LPRS477D Datasheet HTML 12Page - Renesas Technology Corp ICS9LPRS477D Datasheet HTML 13Page - Renesas Technology Corp ICS9LPRS477D Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 27 page
background image
9LPRS477D
PROGRAMMABLE SYSTEM CLOCK CHIP FOR ATI RD790-K8TM BASED SYSTEMS
IDT®
PROGRAMMABLE SYSTEM CLOCK CHIP FOR ATI RD790-K8TM BASED SYSTEMS
10
9LPRS477D
REV C 010715
SMBus Table: Latched Input Readback Output Enable Control Register
B yte
0
Name
Description
Type
0
1
Default
Bit 7
SEL_HTT66 readback
Hypertransport Select
R
100MHz Differential HTT clock
66 MHz 3.3V Single-ended HTT
clock
Latch
Bit 6
S EL_SATA readback
SATA Select
R
SRC6/SATA pair is SRC SS
capable output
SRC6/SATA pair is SATA non-
spread output
Latch
Bit 5
REF0_OE
Output Enable
RW
Hi-Z
Enabled
1
Bit 4
REF1_OE
Output Enable
RW
Hi-Z
Enabled
1
Bit 3
REF2_OE
Output Enable
RW
Hi-Z
Enabled
1
Bit 2
48MHz_1_OE
Output Enable
RW
Low
Enabled
1
Bit 1
48MHz_0_OE
Output Enable
RW
Low
Enabled
1
Bit 0
SEL_CPU1 readback
CPU1/S RC7 Select
R
CPU1 Di fferential output
SRC7 Differential output
Latch
SMBus Table:Output Enable Control Register
Byte
1
Name
Control Function
Type
0
1
Default
Bit 7
SE L_DOC readback
DOC Select
R
SRC5 Di fferential output
DOC
Latch
Bit 6
SRC6/SA TA_OE Enable
Output Enable
RW
Low/Low
Enabled
1
Bit 5
SRC5_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 4
SRC4_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 3
SRC3_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 2
SRC2_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 1
SRC1_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 0
SRC0_OE
Output Enable
RW
Low/Low
Enabled
1
SMBus Table: Output Enable and 48MHz Strength Control Register
Byte
2
Name
Control Function
Type
0
1
Default
Bit 7
SB_SRC1_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 6
SB_SRC0_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 5
ATIG3_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 4
ATIG2_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 3
ATIG1_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 2
ATIG0_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 1
48MHz_1_Strength
48MHz_1 Drive Strength Sel.
RW
1 Load
2 Load
1
Bit 0
48MHz_0_Strength
48MHz_0 Drive Strength Sel.
RW
1 Load
2 Load
1
SMBus Table: CPU/H TT Frequency C ontrol Register
Byte
3
Name
Control Function
Type
0
1
Default
Bit 7
CPU1_OE/SRC7_OE
Output enable
RW
Low/Low
Enable
1
Bit 6
CPU0_OE
Output enable
RW
Low/Low
Enable
1
Bit 5
CP U Spread Source
CP U Spread Source
RW
Fix PLL
SB_S RC PLL
1
Bit 4
CPU_FS4
CPU Frequency Select MS B
RW
0
Bit 3
CPU_FS3
CPU Frequency Select
RW
1
Bit 2
CPU_FS2
CPU Frequency Select
RW
1
Bit 1
CPU_FS1
CPU Frequency Select
RW
1
Bit 0
CPU_FS0
CP U Frequency Select LSB
RW
1
SMBus Table: SRC Frequency C ontrol Register
Byte
4
Name
Control Function
Type
0
1
Default
Bit 7
REF0_Strength
REF0_Drive Strength Sel
RW
1 Load
2 Load
1
Bit 6
REF1_Strength
REF1_Drive Strength Sel
RW
1 Load
2 Load
1
Bit 5
REF2_Strength
REF2_Drive Strength Sel
RW
1 Load
2 Load
1
Bit 4
0
Bit 3
SRC_FS3
SRC Frequency Select
RW
1
Bit 2
SRC_FS2
SRC Frequency Select
RW
1
Bit 1
SRC_FS1
SRC Frequency Select
RW
1
Bit 0
SRC_FS0
SRC Frequency Select LSB
RW
1
SMBus Table: ATIG Frequency Select Register
Byte
5
Name
Control Function
Type
0
1
Default
Bit 7
ATIG PLL TBEN
ATIG P LL Turbo Enable
RW
Disable
Enable
0
Bit 6
CP U PLL TBEN
CPU P LL Turbo Enable
RW
Disable
Enable
0
Bit 5
SRC PLL TBEN
SRC P LL Turbo Enable
RW
Disable
Enable
0
Bit 4
DISABLE _ORT
Disabl e O vershoot R eduction
T echnology during CP U PLL M/N
Programming
RW
E NABLE ORT
DISABLE ORT
0
Bit 3
ATIG_FS3
ATIG Frequency Select
RW
1
Bit 2
ATIG_FS2
ATIG Freque ncy Select
RW
1
Bit 1
ATIG_FS1
ATIG Frequency Select
RW
1
Bit 0
ATIG_FS0
ATIG Frequency Select LSB
RW
1
See CPU Frequency Select Table
Default value corresponds to 200MHz.
Note that Selected HTT frequency tracks the CPU frequency.
Reserved
See SRC Frequency Select Table
See ATIG Frequency Select Table



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com