Nexperia

74LVC2G08

Dual 2-input AND gate

6. Pinning information

6.1. Pinning

74LVC2G08

1A

VCC

1B

1Y

2Y

2B

GND

2A

001aae981

1

2

3

4

6

5

8

7

Fig. 4. Pin configuration SOT505-2 (TSSOP8) and

SOT765-1 (VSSOP8)

74LVC2G08

2B

1Y

VCC

2A

2Y

1B

1A

GND

001aae982

3

6

2

7

1

8

4

5

Transparent top view

Fig. 5. Pin configuration SOT833-1, SOT1089, SOT1116

and SOT1203 (XSON8)

4

GND

8

VCC

aaa-023982

Transparent top view

74LVC2G08

1

2

3

1A

1B

2Y

7

6

5

1Y

2B

2A

Fig. 6. Pin configuration SOT1233-2 (X2SON8)

6.2. Pin description

Table 3. Pin description

Symbol

Pin

Description

1A

1

data input

1B

2

data input

2Y

3

data output

GND

4

ground (0 V)

2A

5

data input

2B

6

data input

1Y

7

data output

VCC

8

supply voltage

74LVC2G08

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2023. All rights reserved

Product data sheet

Rev. 18 — 23 January 2023

3 / 20