データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

CS53L21 データシート(PDF) 30 Page - Cirrus Logic

部品番号 CS53L21
部品情報  Low Power, Stereo Analog to Digital Converter
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS53L21 データシート(HTML) 30 Page - Cirrus Logic

Back Button CS53L21 Datasheet HTML 26Page - Cirrus Logic CS53L21 Datasheet HTML 27Page - Cirrus Logic CS53L21 Datasheet HTML 28Page - Cirrus Logic CS53L21 Datasheet HTML 29Page - Cirrus Logic CS53L21 Datasheet HTML 30Page - Cirrus Logic CS53L21 Datasheet HTML 31Page - Cirrus Logic CS53L21 Datasheet HTML 32Page - Cirrus Logic CS53L21 Datasheet HTML 33Page - Cirrus Logic CS53L21 Datasheet HTML 34Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 66 page
background image
30
DS700PP1
CS53L21
4.5.1
Slave
LRCK and SCLK are inputs in Slave Mode. The speed of the A/D is automatically determined based on
the input MCLK/LRCK ratio when the Auto-Detect function is enabled. Certain input clock ratios will then
require an internal divide-by-two of MCLK* using either the MCLKDIV2 bit or the MCLKDIV2 stand-alone
control pin.
Additional clock ratios are allowed when the Auto-Detect function is disabled; but the appropriate speed
mode must be selected using the SPEED[1:0] bits.
4.5.2
Master
LRCK and SCLK are internally derived from the internal MCLK (after the divide, if MCLKDIV2 is enabled).
In Hardware Mode the A/D operates in single-speed only. In Software Mode, the A/D operates in either
quarter-, half-, single- or double-speed depending on the setting of the SPEED[1:0] bits.
Auto-Detect
QSM
HSM
SSM
DSM
Disabled
(Software
Mode only)
512, 768, 1024, 1536,
2048, 3072
256, 384, 512, 768,
1024, 1536
128, 192, 256, 384,
512, 768
128, 192, 256, 384
Enabled
1024, 1536, 2048*,
3072*
512, 768, 1024*, 1536*
256, 384, 512*, 768*
128, 192, 256*, 384*
*MCLKDIV2 must be enabled.
Table 3. MCLK/LRCK Ratios
÷ 256
÷ 128
÷ 512
LRCK Output
(Equal to Fs)
Single
Speed
Quarter
Speed
Half
Speed
01
10
11
SCLK Output
÷ 2
÷ 1
0
1
MCLK
MCLKDIV2
÷ 128
00
÷ 4
÷ 2
÷ 8
Single
Speed
Quarter
Speed
Half
Speed
01
10
11
÷ 2
00
Double
Speed
Double
Speed
SPEED[1:0]
Figure 13. Master Mode Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com