STE10A datasheet(29/82 Pages) STMICROELECTRONICS

29 / 82 page

STE10/100A

Functional description

29/82

D3hot (Software visible D3)

When the STE10/100A is brought back to D0 from D3hot the software must perform a full

initialization.

The STE10/100A in the D3hot state responds to configuration cycles as long as power and

clock are supplied. This requires the device to perform an internal reset and return to a

power-up reset condition without the RST# pin asserted.

Table 3.

Power stage

Device

state

PCI bus

state

Function

context

Clock

Power

Supported

actions to

function

Supported

actions from

function

Full function context

in place

Full speed

Full

power

Any PCI

transaction

Any PCI

transaction or

interrupt

B0, B1

Configuration

maintained. No Tx

and Rx except wake-

up events

Stopped to

full speed

PCI

configuration

access

Only wake-up

events

B0, B1,

Configuration

maintained. No Tx

and Rx

Stopped to

full speed

PCI

configuration

access(B0, B1)

D3hot

B0, B1,

Configuration lost,

full initialization

required upon return

to D0

Stopped to

full speed

PCI

configuration

access(B0, B1)

D3cold

All configuration lost.

Power-on defaults in

place on return to

No clock

power

Power-on reset

STE10A データシート(PDF) 29 Page - STMicroelectronics

STE10A データシート(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

データシートダウンロード

リンク URL

STE10A データシート(PDF) 29 Page - STMicroelectronics

STE10A データシート(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

データシート ダウンロード

リンク URL

データシートダウンロード